


UCLA Spartan-6 LX100 Optical FPGA Mezzanine

Connectors




Connectors.SchDoc

Mechanical



Mechanical.SchDoc


POWER+ADC




Power.SchDoc;ADC.SchDoc

Configuration

DSN.SchDoc;Promless.SchDoc;GBTx_Power.SchDoc;Promless_Power.SchDoc



FPGA



FPGA_Power.SchDoc;FPGA_IO.SchDoc;FPGA_Ground.SchDoc

Overview			
ALCT S-6 LX100 Optical Mezzanine			
UCLA High Energy Physics			
Date:	9/13/2018	Rev.	2.0
Sheet	1	of	23

XP1

XP1.SchDoc







XP3

XP3.SchDoc



Samtec IO



IO



XP2

XP2.SchDoc



XP4

XP4.SchDoc





Mezzanine Connectors





ALCT S-6 LX100 Optical Mezzanine

UCLA High Energy Physics

Date: 9/13/2018 Rev. 2.0 Sheet 2 of 23



XP1A [40..1]	XP1A [40..1]
XP1B [40..1]	XP1B [40..1]
XP1C [40..1]	XP1C [40..1]
XP1D [40..1]	XP1D [40..1]





XP1 Connections





ALCT S-6 LX100 Optical Mezzanine

UCLA High Energy Physics

Date: 9/13/2018 Rev. 2.0 Sheet 3 of 23



C131
4.7uF
35V
0603



led20_11 led[20..1] /PROGR /PROGR

XP2A [40..1] XP2A [40..1]
XP2B [40..1] XP2B [40..1]
XP2C [40..1] XP2C [40..1]
XP2D [40..1] XP2D [40..1]

TDO_Pr TDO_Pr
TDI_Pr TDI_Pr
TMS_Pr TMS_Pr
TCK_Pr TCK_Pr

XP2 Connections

ALCT S-6 LX100 Optical Mezzanine

UCLA High Energy Physics

Date: 9/13/2018 Rev. 2.0 Sheet 4 of 23

A

A

B


B

C

C

D

D



XP3 Connections

ALCT S-6 LX100 Optical Mezzanine

UCLA High Energy Physics

Date: 9/13/2018 Rev. 2.0 Sheet 5 of 23

A

A

B



B

C

C

D

D







XP4A [40..1]	XP4A [40..1]
XP4B [40..1]	XP4B [40..1]
XP4C [40..1]	XP4C [40..1]
XP4D [40..1]	XP4D [40..1]

XP4 Connections


ALCT S-6 LX100 Optical Mezzanine


UCLA High Energy Physics





Date: 9/13/2018 Rev. 2.0 Sheet 6 of 23



Power		
ALCT S-6 LX100 Optical Mezzanine		
UCLA High Energy Physics		
Date: 9/13/2018	Rev. 2.0	Sheet 7 of 23








EEPROM		
ALCT S-6 LX100 Optical Mezzanine		
UCLA High Energy Physics		
Date: 9/13/2018	Rev. 2.0	Sheet 13 of 23

Select source of FPGA Programming Control Signals





Programming Source Select

ALCT S-6 LX100 Optical Mezzanine

UCLA High Energy Physics

Date: 9/13/2018 Rev. 2.0 Sheet 14 of 23





A

B

C

D

A

B

C

D

Install R99 to give FPGA control over widebus

gbit_widebus open drain input

efuse_pulse

state override

config_select

mode0 mode[0]=0

mode1 mode[1]=1

mode2 mode[2]=1

mode3 mode[3]=0 configure for widebus transceiver








RC provides soft startup

gbit_reset ex


gbit_reset rc

Drive low in FPGA to reset GBTx
U49 Removed on production cards



Encoding/Bus mode	Transceiver mode	MODE [3:0]
FEC	Simplex TX	0000
FEC	Simplex RX	0001
FEC	Transceiver	0010
FEC	Test	0011
WideBus	Simplex TX	0100
WideBus	Simplex RX	0101
WideBus	Transceiver	0110




GBTx Control




GBTx Clock Control
















GBTx Control			
ALCT S-6 LX100 Optical Mezzanine			
UCLA High Energy Physics			
Date:	9/13/2018	Rev. 2.0	Sheet 17 of 23



LVDS RECEIVER BYPASSING




LVDS RECEIVER BYPASSING




PROMless Power		
ALCT S-6 LX100 Optical Mezzanine		
UCLA High Energy Physics		
Date: 9/13/2018	Rev. 2.0	Sheet 18 of 23



IO & Core Power




Phase Shifter Power



RX & TX & Clock Manager Power



GBTx Power			
ALCT S-6 LX100 Optical Mezzanine			
UCLA High Energy Physics			
Date:	9/13/2018	Rev.	2.0
Sheet	19	of	23




Digital Serial Number

ALCT S-6 LX100 Optical Mezzanine

UCLA High Energy Physics

Date: 9/13/2018 Rev. 2.0 Sheet 20 of 23



Capacitor Numbering: C712=C.T.B.N

T=Capacitor Type 1=0.1uF, 2=47uF, 3=4.7uF, 4=100uF
B=VCCO Bank Bank 0-5, Aux=6, Int=7, MGT=8
N=Nth capacitor of type T in bank N



VCCINT		VCCAUX			VCCO 0			VCCO 1			VCCO 2			VCCO 3			VCCO 4			VCCO 4			TOTAL			
Package	Device	100	4.7	0.47	100	4.7	0.47	100	4.7	0.47	100	4.7	0.47	100	4.7	0.47	100	4.7	0.47	100	4.7	0.47	100	4.7	0.47	
F6(G)676	LX100	1	2	4	2	3	6	1	1	3	1	1	3	1	1	3	1	1	3	1	1	2	1	1	2	46

Power distribution per Xilinx doc UG393(v1.2) July 15,2010
Table 2-1 for FF(G)900 Spartan-6 device



VBATT = Decryptor key memory backup supply. When key is not used, tie this pin to VCC or GND, or it can be left floating

Placement Rules:
100uF As close to FPGA as possible
4.7uF No more than 3" from periphery of FPGA
0.47uF No more than 1" from periphery of FPGA




FPGA Power			
ALCT S-6 LX100 Optical Mezzanine			
UCLA High Energy Physics			
Date:	9/13/2018	Rev. 2.0	Sheet 21 of 23




Additional mounts providing for affixing a cover plate to the mezzanine



Mounts for HS2069DB heatsink




XP1: Top



XP4: Bottom

Test Point Pin GNDs



Assembly Fiducials



Mechanical

ALCT S-6 LX100 Optical Mezzanine

UCLA High Energy Physics

Date: 9/13/2018 Rev. 2.0 Sheet 23 of 23