



UCLA Spartan-6 FPGA Mezzanine

MEZZANINE




CONNECTORS

POWER+ADC




POWER

CONFIGURATION




CONFIGURATION


FPGA




FPGA_IO




PROM0




PROM1




Level Translators




CCLK PROG DSN








A1



A1





Clocks

GCLK[3:0] → GCLK[3:0]

I/Os

I/O [516:1] → I/O [516:1]

Config

Bits toggle during config

- DONE2 → DONE2
- /PROGR → /PROGR
- /INIT → /INIT
- BUSY → BUSY
- A[7:0] (0*) → A[7:0]
- /WRITE → /WRITE
- /CS → /CS

JTAG

TDO_Pr → TDO_Pr

TDI_Pr → TDI_Pr






TMS_Pr → TMS_Pr

TCK_Pr → TCK_Pr

Tdiode

DXP → DXP

DXN → DXN




XP1: Top


H1 MezzScrew 0.150" Dia Hole (6-32 clr)



H2 MezzScrew 0.300" Dia Pad

XP3: Front



XP4: Bottom





Test Point Pin GNDs

TPG1 GND TPG2 GND

Assembly Fiducials

Z11 Z12 Z13
FID FID FID

Z14 Z15 Z16
FID FID FID