## CLOCK AND CONTROL BOARD FOR THE CSC EMU PERIPHERAL AND TRACK FINDER ELECTRONICS

#### **2001 Prototype Specification**

Rice University

Version 2.2

08/04/2006

#### Abstract

This document describes the functionality of the Clock and Control Board (CCB) Prototype (2001) for the CMS Cathode Strip Chamber (CSC) peripheral and Track Finder (TF) electronics and its communications with other modules in the peripheral and TF crates.

## Introduction

The CSC Trigger Electronics consists of on-chamber mounted Front End Boards (FEB), electronics on the periphery of the detector, and a TF crate in the counting room. The peripheral Trigger/DAQ electronics resides in VME 9U crates and includes: the combined Cathode LCT/Trigger Motherboard cards (TMB), the Data Acquisition Motherboard (DAQMB), the Muon Port Card (MPC) and the Clock and Control Board (CCB) described below. More details about the peripheral backplane and communications between modules are given in [1-2]. The TF crate [3] comprises 12 Sector Processors (SP), one Muon Sorter (MS), one CCB and four additional boards (3 MPC and one DDU) needed for testing. The CCB for the TF crate has slightly reduced functionality due to lower number of serviced modules. In both backplanes the CCB resides on slot 12.

All elements of the Muon Trigger System should be synchronized with respect to the LHC beam crossing. The Timing, Trigger and Control (TTC) system, which is used for this purpose for all LHC detectors, has been specified and a detailed description of this system and its functionality can be found, for example, in [4-5]. The TTC system is based on an optical fan-out system and provides the distribution of the LHC timing reference signal, the first level trigger decisions and its associated bunch and event numbers from one source to about 1000 destinations. The TTC system also allows to adjust the timing of all of these signals. At the lowest levels of the TTC system, the TTCrx ASIC [5] receives control and synchronization information from the central TTC system through the optical cable and outputs TTL-compatible TTC signals in parallel form. The TTCrx is mounted on a small mezzanine card that is installed on the main Clock and Control Board.

## 1. TTC Interface

The list of signals that the CCB accepts and transmits from/to the TTCrx mezzanine board is given in Table 1.

Signal	Bits	Short Description
BCntRes	1	Bunch Counter Reset signal
BCntStr	1	Bunch Counter Strobe. Indicates that a bunch number is present on the output
		BCnt<11:0> bus
Brest<7:2>	6	Broadcast commands/data output bus
BrcstStr<2:1>	2	Broadcast messages strobes
Clock40Des1	1	LHC 40.08 MHz deskewed reference clock signal
DbErStr	1	Indicates that a double error or a frame error has occurred
Dout<7:0>	8	Data bus. Normally used to output the data content of an individually-addressed
		commands/data
DQ<3:0>	4	Data qualifier bits. Indicate the type of data on the data bus register
BCnt<110>	12	Bunch or Event counter outputs
DoutStr	1	Data out strobe. Indicates valid data on the data bus
EvCntHStr	1	Event counter high word strobe
EvCntLStr	1	Event counter low word strobe
EvCntRes	1	Event counter reset signal
L1Accept	1	First level trigger accept signal
Reset_b	1	Reset TTCrx ASIC
SinErrStr	1	Single error strobe
SubAddr<7:0>	8	Subaddress bus. Used to output the subaddress content of an individually address
		commands/data
TTCReady	1	Indicates that TTCrx ASIC is ready for normal operation
SDA	1	Data Line of I2C interface
SCL	1	Clock Line of I2C interface
Total	54	

## 2. Backplane Interface

The list of signals that the CCB distributes to the custom peripheral backplane is based on [1-2] and given in Table 2. More detailed description of these signals, timing etc is given in the following sections. Pin assignment of the custom backplane connectors for the peripheral CCB slot is based on [2] (both on-board connectors are AMP 100145-1 female 125-pin 25-row by 5 pins) is given in Tables 3 and 4.

The list of signals that the CCB distributes to the custom Track Finder crate is based on [3] and given in Table 5. Pin assignment of the custom backplane connectors for the TF CCB slot is given in Tables 6 and 7.

	L	nputs and Outputs	s of the Periph	eral CCB			
Signal	Bits	Source	Destination	Туре	Logic	Duration	
Clock Bus: Clock Distribution & Bunch Crossing							
ccb clock40 <sup>1</sup>	19	TTCrx <sup>2</sup> , FP <sup>3</sup> ,Xtal	All 19 Slots	Point-to-point	LVDS	40MHz	
		Fast C	Control Bus				
ccb clock40 enable	1	VME <sup>4</sup> , FP	All 19 Slots	Bussed	GTLP	Pulse, n counts	
ccb_cmd[50]	6	TTCrx, VME	All 19 Slots	Bussed	GTLP	Level	
Ccb_ttcrx_ready (former ccb_reserved[0])	1	TTCrx	All 19 slots	Bussed	GTLP	Level	
ccb eventres	1	TTCrx, VME	All 19 Slots	Bussed	GTLP	25ns	
ccb bentres	1	TTCrx, VME	All 19 Slots	Bussed	GTLP	25ns	
Ccb_L1Reset (former ccb_reserved[4])	1	dTTCrx, VME	All 19 Slots	Bussed	GTLP	25 ns	
ccb cmd strobe	1	TTCrx, VME	All 19 Slots	Bussed	GTLP	25ns	
ccb bc0	1	dTTCrx <sup>5</sup> , VME, FP	All 19 Slots	Bussed	GTLP	25ns+ECL FP	
ccb llaccept	1	TTCrx, VME, FP	All 19 Slots	Bussed	GTLP	25ns+ECL FP	
ccb_data[70]	8	dTTCrx, VME	All 19 Slots	Bussed	GTLP	Level	
ccb_data_strobe	1	TTCrx, VME	All 19 Slots	Bussed	GTLP	25ns	
ccb_reserved[31]	3	VME	All 19 Slots	Bussed	GTLP	25ns	
Total	26						
	Т	MB Reload Bus: ALC	Γ+CLCT+TMB F	PGA Reload			
tmb hard reset <sup>6</sup>	1	dTTCrx, VME	9 TMB	Bussed	GTLP	400ns	
tmb_cfg_done[80]	9	9 TMB	VME	Point-to-Point	GTLP	Level	
alct_hard_reset	1	dTTCrx, VME	9 TMB	Bussed	GTLP	400ns	
alct_cfg_done[80]	9	9 TMB (fromALCT)	VME	Point-to-Point	GTLP	Level	
Tmb_soft_reset (former tmb_reserved[1])	1	dTTCrx, VME	9 TMB	Bussed	GTLP	25 ns	
tmb_reserved[0]	1	VME	9 TMB	Bussed	GTLP	25ns	
Total	22						
		MPC Reload Bus	S: MPC FPGA Re	load			
mpc hard reset	1	dTTCrx, VME	MPC	Point-to-Point	GTLP	400ns	
mpc_cfg_done	1	MPC	ССВ	Point-to-Point	GTLP	Level	
Mpc_soft_reset (former	1	dTTCrx, VME	MPC	Point-to-Point	GTLP	25 ns	
mpc_reserved[2])							
mpc_reserved[10]	2	VME	MPC	Point-to-Point	GTLP	25ns	
Total	5						

Table 2

- <sup>4</sup> VME: Signals read or written via the CCB VME interface
- <sup>5</sup> dTTCrx:

<sup>5</sup> dTTCrx: Signals decoded by CCB from TTCrx Brcst[7..2] <sup>6</sup> hard\_reset: CCB decodes separate TTC commands for tmb\_hard\_reset, alct\_hard\_reset, dmb\_hard\_reset, and mpc\_hard\_reset. The TTC command "hard\_reset" pulses all hard resets simultaneously.

3

<sup>&</sup>lt;sup>1</sup> Clock: CCB distributes Clock40Des1 from the TTCrx or a crystal or FP

 $<sup>^{2}</sup>$  TTCrx: Signals derived unaltered by the CCB from the TTCrx chip

<sup>&</sup>lt;sup>3</sup> FP: Signals input or output via CCB Front Panel (ECL levels)

DMB Reload Bus: DMB FPGA Reload						
dmb hard reset	1	dTTCrx, VME	9 DMB	Bussed	GTLP	400ns
dmb_cfg_done[80]	9	9 DMB	ССВ	Point-to-Point	GTLP	Level
Dmb_soft_reset (former	1	dTTCrx, VME	9 DMB	Bussed	GTLP	25 ns
dmb_reserved[2])						
dmb_reserved[10]	2	VME	9 DMB	Bussed	GTLP	25ns
Total	13					
	Ι	DAQ Special Purpose B	bus [Used by DMB	and TMB]		
dmb_cfeb_calibrate[20]	3	VME, FP, dTTCrx	9 DMB 9TMB	Bussed	GTLP	25ns ECL FP
dmb_l1a_release	1	9 DMB, 9 TMB	CCBL1ALogic	Bussed	GTLP	25ns
dmb_reserved_out[40]	5	VME	9 DMB 9TMB	Bussed	GTLP	-
dmb_reserved_in[20]	3	9 DMB, 9 TMB	VME	Bussed	GTLP	-
Total	12					
		Trigger Special Purpos	se Bus [Used by T]	MB only]		
alct_adb_pulse_sync	1	VME, FP, dTTCrx	9 TMB	Bussed	GTLP	25ns ECL FP
alct_adb_pulse_async	1	dTTCrx,VME, FP	9 TMB	Bussed	GTLP	25ns ECL FP
clct_external_trigger	1	VME, FP, dTTCrx	9 TMB	Bussed	GTLP	25ns ECL FP
alct_external_trigger	1	VME, FP, dTTCrx	9 TMB	Bussed	GTLP	25ns ECL FP
clct_status[80]	9	9 TMB	VME, FP	Bussed	GTLP	25ns ECL FP
alct_status[80]	9	9 TMB	VME, FP	Bussed	GTLP	25ns ECL FP
tmb_l1a_request	1	9 TMB, FP	CCBL1ALogic	Bussed	GTLP	25ns ECL FP
tmb_l1a_release	1	9 TMB	CCBL1ALogic	Bussed	GTLP	25ns
tmb_reserved_in[40]	5	9 TMB	VME	Bussed	GTLP	-
tmb_reserved_out[20]	3	VME	9 TMB	Bussed	GTLP	-
Total	32					

		I able e	A to I criphera	Dackp					
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	CLK+DMB1	B1	CLK-DMB1	C1	GND	D1	CLK+TMB1	E1	CLK-TMB1
A2	CLK+TMB2	B2	CLK-TMB2	C2	GND	D2	CLK+DMB9	E2	CLK-DMB9
A3	CLK+DMB2	B3	CLK-DMB2	C3	GND	D3	CLK+TMB9	E3	CLK-TMB9
A4	CLK+TMB3	B4	CLK-TMB3	C4	GND	D4	CLK+DMB8	E4	CLK-DMB8
A5	CLK+DMB3	B5	CLK-DMB3	C5	GND	D5	CLK+TMB8	E5	CLK-TMB8
A6	CLK+TMB4	B6	CLK-TMB4	C6	GND	D6	CLK+DMB7	E6	CLK-DMB7
A7	CLK+DMB4	B7	CLK-DMB4	C7	GND	D7	CLK+TMB7	E7	CLK-TMB7
A8	CLK+TMB5	B8	CLK-TMB5	C8	GND	D8	CLK+DMB6	E8	CLK-DMB6
A9	CLK+DMB5	B9	CLK-DMB5	C9	GND	D9	CLK+TMB6	E9	CLK-TMB6
A10	CLK+MPC	B10	CLK-MPC	C10	GND	D10	alct c d 9	E10	dmb c d 9
A11	Tmb c d 1	B11	alct c d 1	C11	GND	D11	dmb c d 8	E11	Tmb c d 9
A12	dmb c d 1	B12	Tmb c d 2	C12	GND	D12	Tmb c d 8	E12	alct c d 8
A13	alct c d 2	B13	dmb c d 2	C13	GND	D13	alct c d 7	E13	$dmb \ c \ d \ 7$
A14	$\frac{\text{Tmb} c d 3}{\text{Tmb} c d 3}$	B14	alct c d 3	C14	GND	D14	dmb c d 6	E14	Tmb c d 7
A15	dmb c d 3	B15	Tmb c d 4	C15	GND	D15	Tmb c d 6	E15	alct c d 6
A16	alct c d 4	B16	dmb c d 4	C16	GND	D16	Mnc h reset	E16	Mnc_rsv0
A17	$\frac{\text{ullet} - c}{\text{Tmb} - c} = \frac{1}{2}$	B17	alct c d 5	C17	GND	D10	Mpc_rsv1	E10	Mpc_softres
Δ18	$\frac{1110}{\text{dmb}} c \frac{d}{d} 5$	B19		C18	GND	D18	mpc_isvi	F18	solues
A10	Clock enable	B10	Ceb rsv/	C10	GND	D10	mpc_c_done	E10	
A19	Clock_chaole	B20	Cob amd1	$C_{1}$	GND	D19	Cob amd?	E19	Cob and?
A20	Cob_emd4	D20	Ceb_emd5	C20	GND	D20	Cob gyontros	E20	Cob bontros
A21	Cob and atr	D21 D22	Cob by0	C21 C22	CND	D21 D22	Cob_llocomt	E21 E22	Cob data at
A22	Cob date0	D22	Ccb_0X0	C22	CND	D22	Ccb_ffaccept	E22	Cob data_St
A23	Ccb_data0	B23	Ccb_data1	C23	GND	D23	Ccb_data2	E23	Ccb_data3
A24		B24	Ccb_data5	C24	GND	D24		E24	
A25	Ccb_ttcrx_rd	A25	Ccb_rsv1	C25	GND	D25	Ccb_rsv2	E25	Ccb_rsv3
	,		V 41 D	D I	1 C				
D'	, 1	l'able 4.	X41 Peripheral	Back	olane Con	nector (	(CCB slot)	D'	C: 1
Pin	Signal	l'able 4. Pin	X41 Peripheral Signal	Backp Pin	lane Con Signal	nector ( Pin	CCB slot) Signal	Pin	Signal
Pin A1	Signal Tmb_h_reset	Fable 4. Pin B1	X41 Peripheral Signal Alct_h_reset	Backp Pin C1	olane Con Signal GND	nector ( Pin D1	(CCB slot) Signal tmb_rsv_0	Pin E1	Signal tmb_softres
Pin A1 A2	Signal Tmb_h_reset Alct_adb_p_s	Pin B1 B2	X41 Peripheral Signal Alct_h_reset alct_adb_p_a	BackgPinC1C2	olane Con Signal GND GND	nector ( Pin D1 D2	(CCB slot) Signal tmb_rsv_0 clct_ext_trig	Pin E1 E2	Signal tmb_softres alct_ext_trig
Pin A1 A2 A3	Signal Tmb_h_reset Alct_adb_p_s Clct_status0	Pin B1 B2 B3	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1	Backp Pin C1 C2 C3	olane Con Signal GND GND GND	nector ( Pin D1 D2 D3	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2	Pin E1 E2 E3	Signal tmb_softres alct_ext_trig Clct_status3
Pin           A1           A2           A3           A4	Signal Tmb_h_reset Alct_adb_p_s Clct_status0 Clct_status4	PinB1B2B3B4	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5	BackpPinC1C2C3C4	olane Con Signal GND GND GND GND	nector ( Pin D1 D2 D3 D4	CCB slot)         Signal         tmb_rsv_0         clct_ext_trig         Clct_status2         Clct_status6	Pin E1 E2 E3 E4	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7
Pin           A1           A2           A3           A4           A5	Signal Tmb h_reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status8	Pin           B1           B2           B3           B4	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0	Backp           Pin           C1           C2           C3           C4           C5	olane Con Signal GND GND GND GND	Pin D1 D2 D3 D4 D5	CCB slot)         Signal         tmb_rsv_0         clct_ext_trig         Clct_status2         Clct_status6         alct_status1	Pin           E1           E2           E3           E4           E5	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2
Pin           A1           A2           A3           A4           A5           A6	Signal Tmb h_reset Alct_adb p_s Clct_status0 Clct_status4 Clct_status8 Clct_status3	Pin           B1           B2           B3           B4           B5           B6	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4	Backp           Pin           C1           C2           C3           C4           C5           C6	olane Con Signal GND GND GND GND GND GND	Pin           D1           D2           D3           D4           D5           D6	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5	Pin           E1           E2           E3           E4           E5           E6	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6
Pin           A1           A2           A3           A4           A5           A6           A7	Signal Tmb_h_reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status8 Clct_status3 Clct_status7	Ble 4.           Pin           B1           B2           B3           B4           B5           B6           B7	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8	Backp           Pin           C1           C2           C3           C4           C5           C6           C7	olane Con Signal GND GND GND GND GND GND	Pin           D1           D2           D3           D4           D5           D6           D7	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req	Pin           E1           E2           E3           E4           E5           E6           E7	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel
Pin           A1           A2           A3           A4           A5           A6           A7           A8	Signal Tmb h reset Alct adb p s Clct status0 Clct status4 Clct status3 Clct status7 Tmb_rsv_in0	Bit         Bit           B1         B2           B3         B4           B5         B6           B7         B8	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1	Backu           Pin           C1           C2           C3           C4           C5           C6           C7           C8	olane Con Signal GND GND GND GND GND GND GND GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2	Pin           E1           E2           E3           E4           E5           E6           E7           E8	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9	Signal Tmb_h_reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status8 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4	Bit         Bit           B1         B2           B3         B4           B5         B6           B7         B8           B9         B9	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00	Backu           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9	olane Con Signal GND GND GND GND GND GND GND GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_o1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_11a_rel Tmb_rsv_in3 Tmb_rsv_in0
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10	Signal Tmb_h_reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h_reset	Bit         Bit           B1         B2           B3         B4           B5         B6           B7         B8           B9         B10	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_0	Backu           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10	olane Con Signal GND GND GND GND GND GND GND GND GND GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_01 dmb_rsv_1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in3 Tmb_rsv_in0 dmb_softres
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10	Signal Tmb h reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status8 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h reset dmb_cfeb_c0	Bable 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_0	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11	olane Con Signal GND GND GND GND GND GND GND GND GND GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_01 dmb_rsv_1 dmb_cfeb_c2	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in0 dmb_softres dmb_l1a_rel
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12	Signal Tmb h reset Alct adb p s Clct status0 Clct status4 Clct status3 Clct status3 Clct status7 Tmb rsv in0 Tmb rsv in4 dmb h reset dmb cfeb c0 dmb rsv_00	Bable 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_0 dmb_rsv_0 dmb_cfeb_c1 dmb_rsv_01	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12	olane Con Signal GND GND GND GND GND GND GND GND GND GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_o2	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13	Signal Tmb h reset Alct adb p s Clct_status0 Clct_status4 Clct_status3 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h_reset dmb_cfeb_c0 dmb_rsv_04	Bable 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_0 dmb_rsv_0 dmb_rsv_01 dmb_rsv_in0	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13	olane Con Signal GND GND GND GND GND GND GND GND GND GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status2 clct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_01 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_o2 dmb_rsv_in1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14	Signal Tmb h_reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h_reset dmb_cfeb_c0 dmb_rsv_04	Bile         4.           Pin         B1           B2         B3           B4         B5           B6         B7           B8         B9           B10         B11           B12         B13           B14         B14	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_01 dmb_rsv_in0	Backu           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14	olane Con Signal GND GND GND GND GND GND GND GND GND GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_o1 dmb_rsv_1 dmb_rsv_02 dmb_rsv_o2 dmb_rsv_in1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in3 Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14	Signal Tmb_h_reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h_reset dmb_cfeb_c0 dmb_rsv_04	Bable 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_01 dmb_rsv_in0 Alct_status4 dmb_rsv_in0 Alct_status4 Alct_status8	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15	olane Con Signal GND GND GND GND GND GND GND GND GND GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_01 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_in1 	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_11a_rel Tmb_rsv_in0 dmb_softres dmb_11a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A14	Signal Tmb_h_reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h_reset dmb_cfeb_c0 dmb_rsv_04	Bable 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_01 dmb_rsv_in0 Mod_rsv_in0	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16	Signal           Signal           GND           H.5V           GND           +1.5V	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_o2 dmb_rsv_in1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in3 Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17	Signal Tmb h reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h_reset dmb_cfeb_c0 dmb_rsv_04	Bable 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_0 dmb_rsv_01 dmb_rsv_in0	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17	olane Con Signal GND GND GND GND GND GND GND GND GND GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_in1 	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in3 Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18	Signal Tmb h reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h reset dmb_cfeb_c0 dmb_rsv_o4	Bit         Pin           B1         B2           B3         B4           B5         B6           B7         B8           B9         B10           B11         B12           B13         B14           B15         B16           B17         B18	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_0 dmb_rsv_01 dmb_rsv_in0 	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18	Signal           Signal           GND           H1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_o2 dmb_rsv_in1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E16           E17           E18	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in3 Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19	Signal Tmb h reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h reset dmb_cfeb_c0 dmb_rsv_04	Bable 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_o0 dmb_rsv_00 dmb_rsv_00 dmb_rsv_o1 dmb_rsv_o1 dmb_rsv_in0	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19	Signal           Signal           GND           H1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D16 D17 D18 D19	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_in1 	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in3 Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20	Signal Tmb h reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h_reset dmb_cfeb_c0 dmb_rsv_04	Bile 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19           B20	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_0 dmb_rsv_01 dmb_rsv_in0 	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19           C20	Signal           Signal           GND           +1.5V	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_o2 dmb_rsv_in1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19           E20	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20           A21	Signal Tmb h reset Alct adb p s Clct status0 Clct status4 Clct status3 Clct status7 Tmb rsv in0 Tmb rsv in4 dmb h reset dmb cfeb c0 dmb rsv o0 dmb rsv o4	Bile 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19           B20           B21	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_00 dmb_rsv_0 dmb_rsv_01 dmb_rsv_o1 dmb_rsv_in0	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19           C20           C21	Signal           Signal           GND           H1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_o2 dmb_rsv_in1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19           E20           E21	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20           A21	Signal Tmb h reset Alct adb p s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h_reset dmb_cfeb_c0 dmb_rsv_04	Bile 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19           B20           B21           B22	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_01 dmb_rsv_in0 	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19           C20           C21           C22	Signal           Signal           GND           +1.5V	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_o2 dmb_rsv_in1 	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19           E20           E21           E22	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_11a_rel Tmb_rsv_in3 Tmb_rsv_in0 dmb_softres dmb_11a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20           A21           A22           A23	Signal Tmb_h_reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h_reset dmb_cfeb_c0 dmb_rsv_04 	Bile 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19           B20           B21           B22           B23	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_0 dmb_rsv_01 dmb_rsv_in0 	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19           C20           C21           C22           C23	Signal           Signal           GND           H1.5V           GND           +1.5V           GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_o2 dmb_rsv_in1 	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19           E20           E21           E22           E23	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in3 Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20           A21           A23           A24	Signal Tmb h reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h_reset dmb_cfeb_c0 dmb_rsv_04 	Bable 4.           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19           B20           B21           B22           B23           B24	X41 Peripheral Signal Alct_h_reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_0 dmb_rsv_01 dmb_rsv_in0 	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19           C20           C21           C22           C23           C24	Signal           Signal           GND           H1.5V           GND           +1.5V           GND           +1.5V	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_l1a_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_o2 dmb_rsv_in1 	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19           E20           E21           E22           E23           E24	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in3 Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20           A21           A22           A23           A24	Signal Tmb h reset Alct_adb_p_s Clct_status0 Clct_status4 Clct_status3 Clct_status7 Tmb_rsv_in0 Tmb_rsv_in4 dmb_h reset dmb_cfeb_c0 dmb_rsv_04 	Pin         B1         B2         B3         B4         B5         B6         B7         B8         B9         B10         B11         B12         B13         B14         B15         B16         B17         B18         B19         B20         B21         B22         B23         B24         A25	X41 Peripheral Signal Alct h reset alct_adb_p_a Clct_status1 Clct_status5 Alct_status0 Alct_status4 alct_status8 Tmb_rsv_in1 tmb_rsv_00 dmb_rsv_0 dmb_rsv_01 dmb_rsv_in0 	Backg           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19           C20           C21           C22           C23           C24           C25	Signal           Signal           GND           H1.5V           GND           +1.5V           GND	nector ( Pin D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D22 D23	CCB slot) Signal tmb_rsv_0 clct_ext_trig Clct_status2 Clct_status6 alct_status1 Alct_status5 tmb_lla_req Tmb_rsv_in2 Tmb_rsv_o1 dmb_rsv_1 dmb_cfeb_c2 dmb_rsv_o2 dmb_rsv_in1 	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19           E20           E21           E22           E23           E24           E25	Signal tmb_softres alct_ext_trig Clct_status3 Clct_status7 alct_status2 Alct_status6 tmb_l1a_rel Tmb_rsv_in0 dmb_softres dmb_l1a_rel dmb_rsv_o3

Table 3. X40 Peripheral Backplane Connector (CCB slot)

Table 5

	In	puts and Outputs	of the Track Fi	nder CCB		
Signal	Bits	Source	Destination	Туре	Logic	Duration
Clock Bus: Clock Distribution & Bunch Crossing						
ccb_clock40	17	TTCrx, FP,Xtal	All 17 Slots	Point-to-point	LVDS	40.08MHz
ccb_clock40_enable	1	VME, FP	All 17 Slots	Bussed	GTLP	Pulse, n counts
		Fast C	Control Bus			
ccb cmd[50]	6	TTCrx, VME	All 17 Slots	Bussed	GTLP	Level
Ccb_ttcrx_ready (former ccb_reserved[0])	1	TTCrx	All 17 slots	Bussed	GTLP	Level
ccb_evcntres	1	TTCrx, VME	All 17 Slots	Bussed	GTLP	25ns
ccb_bcntres	1	TTCrx, VME	All 17 Slots	Bussed	GTLP	25ns
Ccb_L1Reset (former ccb_reserved[4])	1	DTTCrx, VME	All 17 Slots	Bussed	GTLP	25 ns
ccb_cmd_strobe	1	TTCrx, VME	All 17 Slots	Bussed	GTLP	25ns
ccb_bc0	1	DTTCrx, VME, FP	All 17 Slots	Bussed	GTLP	25ns+ECL FP
ccb_l1accept	1	TTCrx, VME, FP	All 17 Slots	Bussed	GTLP	25ns+ECL FP
ccb_data[70]	8	TTCrx, VME	All 17 Slots	Bussed	GTLP	Level
ccb_data_strobe	1	TTCrx, VME	All 17 Slots	Bussed	GTLP	25ns
ccb_reserved[31]	3	VME	All 17 Slots	Bussed	GTLP	25ns
Total	25					
		SP and MS	Reload Signals			
SP_hard_reset	1	dTTCrx, VME	12 SP	Bussed	GTLP	400ns
SP_cfg_done[121]	12	12 SP	VME	Point-to-Point	GTLP	Level
MS_hard_reset	1	dTTCrx, VME	MS	Point-to-point	GTLP	400ns
MS_cfg_done	1	MS	VME	Point-to-Point	GTLP	Level
MPC_hard_reset	1	dTTCrx, VME	3 MPC+DDU	Bussed	GTLP	400 ns
MPC_cfg_done[31]	3	3 MPC	VME	Point-to-point	GTLP	Level
DDU_cfg_done	1	DDU	VME	Point-to-point	GTLP	Level
Total	20					
Special Purpose and Reserved Signals						
SP_11a_request	1	12 SP	CCB L1A logic	Bussed	GTLP	25 ns
MS_11a_request	1	MS	CCB L1A logic	Bussed	GTLP	25 ns
SP_to-CCB[20]	3	12 SP	CCB	Bussed	GTLP	25 ns
MS-to-CCB[10]	2	MS	CCB	Bussed	GTLP	25 ns
CCB-to-MS[20]	3	ССВ	MS	Point-to-Point	GTLP	25 ns
Total	10					

-			A to Track Thu	CI Daci	plane Co	initettoi			
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	CLK+DDU	B1	CLK-DDU	C1	GND	D1		E1	
A2	CLK+MPC1	B2	CLK-MPC1	C2	GND	D2		E2	
A3	CLK+MPC2	B3	CLK-MPC2	C3	GND	D3	CLK+SP12	E3	CLK-SP12
A4	CLK+MPC3	B4	CLK-MPC3	C4	GND	D4	CLK+SP11	E4	CLK-SP11
A5	CLK+SP1	B5	CLK-SP1	C5	GND	D5	CLK+SP10	E5	CLK-SP10
A6	CLK+SP2	B6	CLK-SP2	C6	GND	D6	CLK+SP9	E6	CLK-SP9
Δ7	CLK+SP3	B7	CLK-SP3	C7	GND	D7	CLK+SP8	F7	CLK-SP8
	CLK+SP4	B8	CLK-SP4		GND	D8	CLK+SP7	E8	CLK-SP7
<u> </u>	CLK+SP5	B0	CLK SP5		GND		CLK+MS	E0	CLK MS
A10	CLK+SP6	B10	CLK-SP6	C10	GND	D10	CERTING	E10	SP c d 12
A10	CLK+510	D10	CLK-510	C10	GND	D10		E10 E11	$\frac{SI_{c_{d_{12}}}}{SD_{c_{d_{11}}}}$
A11 A12		DII DI2		C11	GND	D11 D12		E11 E12	$SP \circ d = 10$
A12	Ddy a dama	D12 D12	Mnal a dan	C12	CND	D12		E12 E12	$SP_{d} = \frac{10}{10}$
A13	Dau_c_aone	D13	Mpc1_c_don	C13	CND	D13		E13	$SP_c_{4}9$
A14	Mpc2_c_don	B14	Mpc3_c_don	C14	GND	D14		E14	$SP_c_d_8$
A15	SP_c_done_1	BIS	SP_c_done_2	C15	GND	DIS		EIS EIC	$SP_c_d/$
A16	SP_c_done_3	BI6	SP_c_done_4	C16	GND	D16		E16	MS_c_done
Al7	SP_c_done_5	BI7	SP_c_done_6	CI7	GND	DI7		EI7	
AI8		BI8		C18	GND	D18		E18	
A19	Clock_enable	B19	Ccb_rsv4	C19	GND	D19		E19	
A20	Ccb_cmd0	B20	Ccb_cmd1	C20	GND	D20	Ccb_cmd2	E20	Ccb_cmd3
A21	Ccb_cmd4	B21	Ccb_cmd5	C21	GND	D21	Ccb_eventres	E21	Ccb_bcntres
A22	Ccb_cmd_str	B22	Ccb_bx0	C22	GND	D22	Ccb_l1accept	E22	Ccb_data_st
A23	Ccb_data0	B23	Ccb_data1	C23	GND	D23	Ccb_data2	E23	Ccb_data3
A24	Ccb_data4	B24	Ccb_data5	C24	GND	D24	Ccb_data6	E24	Ccb_data7
A25	Ccb_ttcrx_rd	A25	Ccb_rsv1	C25	GND	D25	Ccb_rsv2	E25	Ccb_rsv3
	Т	able 7. 2	X41 Track Find	er Back	plane Co	nnector	(CCB slot)		
Pin	T Signal	able 7. 2 Pin	X41 Track Find Signal	er Back Pin	<b>plane Co</b> Signal	nnector Pin	(CCB slot) Signal	Pin	Signal
Pin A1	T Signal SP hard res	able 7.2 Pin B1	X41 Track Find Signal MS hard res	er Back Pin C1	<b>plane Co</b> Signal GND	nnector Pin D1	(CCB slot) Signal	Pin E1	Signal
Pin A1 A2	T Signal SP_hard_res	able 7. 2 Pin B1 B2	X41 Track Find Signal MS_hard_res	er Back Pin C1 C2	<b>plane Co</b> Signal GND GND	nnector Pin D1 D2	(CCB slot) Signal	Pin E1 E2	Signal
Pin A1 A2 A3	T Signal SP_hard_res	able 7. 2           Pin           B1           B2           B3	X41 Track Find Signal MS_hard_res	er Back Pin C1 C2 C3	plane Co Signal GND GND GND	nnector Pin D1 D2 D3	(CCB slot) Signal	Pin E1 E2 E3	Signal
Pin A1 A2 A3 A4	T Signal SP_hard_res	<b>able 7.</b> 2 Pin B1 B2 B3 B4	X41 Track Find Signal MS_hard_res	er Back Pin C1 C2 C3 C4	plane Co Signal GND GND GND GND	Pin D1 D2 D3 D4	(CCB slot) Signal	Pin E1 E2 E3 E4	Signal
Pin           A1           A2           A3           A4           A5	T Signal SP_hard_res	<b>able 7.</b> 2 Pin B1 B2 B3 B4 B5	X41 Track Find Signal MS_hard_res	er Back Pin C1 C2 C3 C4 C5	plane Co Signal GND GND GND GND GND	nnector Pin D1 D2 D3 D4 D5	(CCB slot) Signal	Pin E1 E2 E3 E4 E5	Signal
Pin A1 A2 A3 A4 A5 A6	T Signal SP_hard_res	able 7. 2           Pin           B1           B2           B3           B4           B5           B6	X41 Track Find Signal MS_hard_res	er Back Pin C1 C2 C3 C4 C5 C6	plane Co Signal GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6	(CCB slot) Signal	Pin E1 E2 E3 E4 E5 E6	Signal
Pin           A1           A2           A3           A4           A5           A6           A7	T Signal SP_hard_res	able 7. 2           Pin           B1           B2           B3           B4           B5           B6           B7	X41 Track Find Signal MS_hard_res	er Back Pin C1 C2 C3 C4 C5 C6 C7	plane Co Signal GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7	(CCB slot) Signal	Pin           E1           E2           E3           E4           E5           E6           E7	Signal MS 11a reg
Pin           A1           A2           A3           A4           A5           A6           A7           A8	T Signal SP_hard_res	able 7. 2           Pin           B1           B2           B3           B4           B5           B6           B7           B8	X41 Track Find Signal MS_hard_res	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8	plane Co Signal GND GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8	(CCB slot) Signal	Pin E1 E2 E3 E4 E5 E6 E7 E8	Signal MS_11a_req
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9	T Signal SP_hard_res	Ble         7. 2           Pin         B1           B2         B3           B4         B5           B6         B7           B8         B9	X41 Track Find Signal MS_hard_res MS_to_ccb1	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9	plane Co Signal GND GND GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9	(CCB slot) Signal	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9	Signal MS_11a_req
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10	T Signal SP_hard_res MS_to_ccb0	Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10	X41 Track Find Signal MS_hard_res MS_to_ccb1	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10	plane Co Signal GND GND GND GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10	(CCB slot) Signal	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10	Signal MS_11a_req
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r	Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11	X41 Track Find Signal MS_hard_res MS_to_ccb1	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11	plane Co Signal GND GND GND GND GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10	(CCB slot) Signal	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11	Signal MS_11a_req
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r	Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12	X41 Track Find Signal MS_hard_res MS_to_ccb1 CCR_to_ms1	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12	plane Co Signal GND GND GND GND GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11	(CCB slot) Signal SP_11a_req	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E122	Signal MS_11a_req
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12	T Signal SP_hard_res MS_to_ccb0 MS_to_ccb0 Mpc_hard_r CCB_to_ms0	Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B10	X41 Track Find Signal MS_hard_res MS_to_ccb1 CCB_to_ms1	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C12	plane Co Signal GND GND GND GND GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12	(CCB slot) Signal SP_11a_req CCB_to_ms2	Pin E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 E11 E12 E12	Signal MS_11a_req
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13	T Signal SP_hard_res MS_to_ccb0 MS_to_ccb0 Mpc_hard_r CCB_to_ms0	Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14	X41 Track Find Signal MS_hard_res MS_to_ccb1 MS_to_ccb1 CCB_to_ms1 SP_to_ccb0	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14	plane Co Signal GND GND GND GND GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14	(CCB slot) Signal SP_11a_req SP_11a_req CCB_to_ms2 SP_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13	Signal MS_11a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14	T Signal SP_hard_res MS_to_ccb0 MS_to_ccb0 Mpc_hard_r CCB_to_ms0	Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14	X41 Track Find Signal MS_hard_res MS_to_ccb1 MS_to_ccb1 CCB_to_ms1 SP_to_ccb0	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C14 C1 C2 C3 C3 C4 C5 C6 C7 C7 C8 C9 C10 C10 C10 C10 C10 C2 C3 C4 C5 C5 C6 C7 C7 C7 C7 C7 C7 C7 C7 C7 C7	plane Co Signal GND GND GND GND GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13	Signal MS_11a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r CCB_to_ms0	Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B14	X41 Track Find Signal MS_hard_res MS_to_ccb1 MS_to_ccb1 CCB_to_ms1 SP_to_ccb0	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C14 C15 C14 C15 C16 C17 C17 C2 C3 C4 C5 C4 C5 C6 C7 C7 C7 C7 C7 C7 C7 C7 C7 C7	plane Co Signal GND GND GND GND GND GND GND GND GND GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14	Signal MS_11a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r CCB_to_ms0	Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17	X41 Track Find Signal MS_hard_res MS_to_ccb1 CCB_to_ms1 SP_to_ccb0	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C15 C16 C15 C16 C17 C2 C3 C4 C5 C5 C6 C7 C7 C7 C7 C7 C7 C7 C7 C7 C7	plane Co           Signal           GND           H1.5V           GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14           D15           D16           D17	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E16	Signal MS_11a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r CCB_to_ms0	able 7. 2           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17	X41 Track Find Signal MS_hard_res MS_to_ccb1 CCB_to_ms1 SP_to_ccb0	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C16 C17 C16 C17 C1 C2 C2 C3 C4 C5 C6 C7 C7 C7 C7 C7 C7 C7 C7 C7 C7	plane Co           Signal           GND           H1.5V           GND           +1.5V           GND           +1.5V	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14           D15           D16           D17	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E16           E17	Signal MS_11a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r CCB_to_ms0	able 7. 2           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18	X41 Track Find Signal MS_hard_res MS_to_ccb1 MS_to_ccb1 CCB_to_ms1 SP_to_ccb0	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C16 C17 C18	plane Co           Signal           GND           H1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14           D15           D16           D17           D18           D16           D17           D18	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E16           E17           E16           E17	Signal MS_l1a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r CCB_to_ms0	able 7. 2           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19	X41 Track Find Signal MS_hard_res MS_to_ccb1 MS_to_ccb1 CCB_to_ms1 SP_to_ccb0	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C17 C18 C19 C10 C11 C2 C3 C4 C5 C6 C7 C7 C8 C9 C10 C11 C1 C1 C1 C2 C3 C4 C5 C6 C7 C7 C8 C9 C10 C11 C12 C13 C1 C1 C1 C1 C1 C2 C3 C4 C5 C6 C7 C7 C8 C9 C10 C11 C12 C13 C14 C19 C10 C11 C12 C13 C14 C19 C10 C11 C12 C13 C14 C12 C13 C14 C17 C18 C19 C10 C11 C12 C13 C14 C12 C13 C14 C12 C13 C14 C12 C13 C14 C15 C16 C17 C17 C18 C17 C17 C18 C17 C17 C12 C13 C14 C15 C16 C17 C17 C17 C17 C18 C17 C17 C17 C17 C17 C17 C17 C17	plane Co           Signal           GND           H1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14           D15           D16           D17           D18           D19           D19	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19	Signal MS_l1a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r CCB_to_ms0	able 7. 2           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19           B20	X41 Track Find Signal MS_hard_res MS_to_ccb1 CCB_to_ccb1 SP_to_ccb0	er Back Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C10 C11 C12 C2 C3 C4 C5 C6 C7 C7 C8 C9 C10 C1 C1 C2 C3 C4 C5 C6 C7 C7 C8 C9 C10 C10 C10 C10 C7 C8 C9 C10 C10 C10 C10 C10 C10 C10 C10	plane Co           Signal           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14           D15           D16           D17           D18           D19           D20	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19           E10	Signal MS_11a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20           A21	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r CCB_to_ms0	able 7. 2           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19           B20           B21	X41 Track Find Signal MS_hard_res MS_to_ccb1 CCB_to_ms1 SP_to_ccb0	er Back           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19           C20           C21	plane Co           Signal           GND           H1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND           +1.5V           GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14           D15           D16           D17           D18           D19           D14           D15           D16           D17           D18           D19           D20           D21	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1 SP_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E17           E18           E17           E18           E19           E20           E21	Signal MS_11a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20           A21           A22	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r CCB_to_ms0	able 7. 2           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19           B20           B21           B22	X41 Track Find Signal MS_hard_res MS_to_ccb1 CCB_to_ms1 SP_to_ccb0	er Back           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19           C20           C21           C22	plane Co           Signal           GND           H1.5V           GND           +1.5V	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14           D15           D16           D17           D18           D19           D20           D21           D22	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1 CCB_to_ms2	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19           E20           E21           E22	Signal MS_11a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20           A21           A23	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r CCB_to_ms0	able 7. 2           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19           B20           B21           B22           B23	X41 Track Find Signal MS_hard_res MS_to_ccb1 CCB_to_ms1 SP_to_ccb0 	er Back           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19           C20           C21           C23	plane Co           Signal           GND           H1.5V           GND           +1.5V           GND	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14           D15           D16           D17           D18           D19           D20           D21           D22           D23	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1 CCB_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19           E20           E21           E22           E23	Signal MS_11a_req Sp_to_ccb2
Pin           A1           A2           A3           A4           A5           A6           A7           A8           A9           A10           A11           A12           A13           A14           A15           A16           A17           A18           A19           A20           A21           A23           A24	T Signal SP_hard_res MS_to_ccb0 Mpc_hard_r CCB_to_ms0	able 7. 2           Pin           B1           B2           B3           B4           B5           B6           B7           B8           B9           B10           B11           B12           B13           B14           B15           B16           B17           B18           B19           B20           B21           B22           B23           B24	X41 Track Find Signal MS_hard_res MS_to_ccb1 CCB_to_ms1 SP_to_ccb0 	er Back           Pin           C1           C2           C3           C4           C5           C6           C7           C8           C9           C10           C11           C12           C13           C14           C15           C16           C17           C18           C19           C20           C21           C23           C24	plane Co           Signal           GND           H1.5V           GND           +1.5V           GND           +1.5V	nnector           Pin           D1           D2           D3           D4           D5           D6           D7           D8           D9           D10           D11           D12           D13           D14           D15           D16           D17           D18           D19           D20           D21           D22           D23           D24	(CCB slot) Signal SP_11a_req CCB_to_ms2 SP_to_ccb1 CCB_to_ccb1	Pin           E1           E2           E3           E4           E5           E6           E7           E8           E9           E10           E11           E12           E13           E14           E15           E16           E17           E18           E19           E20           E21           E22           E23           E24	Signal MS_11a_req Sp_to_ccb2

 Table 6. X40 Track Finder Backplane Connector (CCB slot)

## 2.1. Clock Distribution

The CCB board normally distributes to all modules in crate the Clock40Des1 deskewed clock signal provided by the TTCrx. In addition to that, there are three non-TTC clock options available: (1) external clock from the front panel connector, (2) continuous 40Mhz clock, generated by CCB on-board quartz (80Mhz divided by 2) and (3) single 25 ns pulse generated upon VME command. Two CSR1 bits are responsible for the clock source selection. The ccb\_clock40 signal is distributed to every slot in the crate over individual point-to-point LVDS lines.

There are fine and coarse delays for the clock and command signals incorporated into TTCrx ASIC. They are programmable via the I2C interface or optical path. The CCB can generate a ccb\_clock40\_enable signal (pulse of programmable length, equal to 1 to 255 clock periods of 40Mhz clock frequency). This signal would allow pausing the clocking of some critical logic parts on a specific boards for debugging purposes. CSR4[7..0] defines the length of ccb\_clock40\_enable pulse.

### 2.2. Fast Control Bus

Six lines of ccb\_cmd[5..0] command bus and one strobe ccb\_cmd\_strobe line would allow CCB and other boards in crate to decode up to 63 separate commands. There are two possible sources for data bus and strobe: either TTCrx\_Brcst[7..2] and TTCrx\_BrcstStr1 (in "TTCrx" mode ) or CSR2[7..2] bits and Wr\_CSR2 strobe ("VME" mode). In "TTCrx" mode there are also BCntRes and EvCntRes signals that are translated directly from the TTCrx chip. In "VME" mode these signals may be generated by writing data into CSR2[0] and CSR2[1] respectively. Timing on ccb\_cmd[5..0], ccb\_eventres, ccb\_bcntres and ccb\_cmd\_strobe lines is similar to the TTCrx timing (see fig.7 in [5]). The decoding scheme of the ccb\_cmd[5..0] is shown in Table 8.

In a similar fashion, the ccb\_data[7..0] bus and corresponding ccb\_data\_strobe strobe line may have two sources: TTCrx or CSR3[7..0]. There are two options in a "TTCrx" mode. The TTCrx\_Dout[7..0] bits are translated to the backplane only when DQ[3..0]=0 (this means an individually addressed command data mode, see table on Page 31 in [5]). But if command codes 20..23(hex) are recognized from the TTC, then a content of the corresponding 8-bit bunch counter or event counter registers is transmitted to ccb\_data[7..0] lines. Timing on the ccb\_data[7..0] and ccb\_data\_strobe lines is similar to TTCrx timing (see fig.8 in [5]).

Fast Control Bus Ccb cmd[5..0] Decoding Scheme

Signal	Code (hex)	Description
BC0 (*)	1	Bunch Crossing Zero
L1 Reset (*)	3	Reset L1 readout buffers and resynchronize optical links
Hard reset (*)	4	Reload all FPGAs from EPROMs
Start Trigger	6	
Stop Trigger	7	
Test Enable	8	
Private Gap	9	
Private Orbit	А	
Tmb_hard_reset (*)	10	Reload TMB FPGAs from EPROM
Alct_hard_reset (*)	11	Reload ALCT FPGAs from EPROM
Dmb_hard_reset (*)	12	Reload DMB FPGAs from EPROM
Mpc_hard_reset (*)	13	Reload MPC FPGAs from EPROM
Dmb_cfeb_calibrate0 (*)	14	CFEB Calibrate Pre-Amp Gain
Dmb_cfeb_calibrate1 (*)	15	CFEB Trigger Pattern Calibration
Dmb_cfeb_calibrate2 (*)	16	CFEB Pedestal Calibration
Dmb_cfeb_initiate (*)	17	Initiate CFEB calibration (Hold next L1ACC and Pretriggers)
Alct_adb_pulse_sync (*)	18	Pulse Anode Discriminator, synchronous
Alct_adb_pulse_async (*)	19	Pulse Anode Discriminator, asynchronous
Clct_external_trigger (*)	1A	External Trigger All CLCTs
Alct_external_trigger (*)	1B	External Trigger All ALCTs
Soft_reset (*)	1C	Initializes the FPGA on DMB, TMB and MPC boards
DMB_soft_reset (*)	1D	Initializes the FPGA on a DMB
TMB_soft_reset (*)	1E	Initializes the FPGA on a TMB
MPC_soft_reset (*)	1F	Initializes the FPGA on a MPC
Send_bcnt[70] (*)	20	Send Bunch_Counter[70] to ccb_data[70] bus
Send_evcnt[70] (*)	21	Send Event_Counter[70] to ccb_data[70] bus
Send_evcnt[158] (*)	22	Send Event_Counter[158] to ccb_data[70] bus
Send_evcnt[2316] (*)	23	Send Event_Counter[2316] to ccb_data[70] bus
Inject patterns from TMBs	24	Injects patterns from TMB's internal RAM to MPC
Alct_adb_pulse (*)	25	Generate both synchronous and asynchronous anode
		discriminator pulses
Inject patterns from MPCs	30	Injects patterns from MPC's input FIFO to SP
Inject patterns from MS	31	Injects patterns from MS input FIFO to Global Muon Trigger

(\*) – decoded by CCB

Three ccb\_reserved[3..1] signals (25 ns pulses) can be generated upon write to a specific addresses in a CCB address space (see Table 9).

### 2.3. Reloading Bus

Hard\_reset reloading signals are decoded by the CCB and expanded to 400 ns before distribution to the backplane. They also can be generated upon write to specific addresses in the CCB address space (see Table 9). There is also a common Hard\_reset command (Table 8) which causes generation of reloading signals to all boards in a crate simultaneously. This signal can also be obtained from the front panel.

Soft\_reset signals are also decoded inside the CCB either from TTCrx or VME write. They will be used for FPGA initialization individually on TMB, DMB and MPC boards. There is also a common Soft\_Reset command for all boards in a crate.

ALCT, TMB, DMB and MPC cards inform the CCB when they have completed the reconfiguration process by asserting cfg\_done signals. These static signals are available for reading from CSR6..CSR8.

The tmb\_reserved[0], mpc\_reserved[1..0], dmb\_reserved[1..0] signals are reserved for future use. In the present design the 25 ns pulses can be generated on these lines upon write to specific addresses in CCB address space (see Table 9). They are synchronized with the selected 40MHz clock source.

# 2.4. DAQ Special Purpose Bus

Dmb\_cfeb\_calibrate[2..0] 25 ns pulses to the backplane can be generated upon TTC commands (Table 5), write operation to a specific CCB addresses (Table 9) or on the rising edge of the external pulses coming through the CCB front panel. This scheme works in both "TTCrx" and "VME" modes and CSR1<0> doesn't affect it. These signals are synchronized with the chosen 40Mhz clock.

Dmb\_reserved\_out[4..0] signals (25 ns pulses in the present scheme) may be generated upon write to a specific CCB addresses (see Table 9). They are synchronized with the selected source of 40Mhz clock.

Dmb\_reserved\_in[2..0] signals (presumably pulses) cause setting to "1" specific bits in CSR11 (see below). These bits can be set to "0" upon sending "reset CSR11" write command to a specific CCB address (see Table 9).

# 2.5. Trigger Special Purpose Bus

ALCT\_adb\_pulse\_sync (25 ns) and ALCT\_adb\_pulse\_async (asynchronous in respect to selected 40Mhz clock) can be generated upon TTC commands (see Table 9), write operation to a specific VME address (see Table 9) or on the rising edge of the external pulses coming through the CCB front panel. This scheme works in both "TTCrx" and "VME" modes and CSR1[0] doesn't affect it. The ALCT\_adb\_pulse\_sync is synchronized with the chosen 40Mhz clock and expanded to 500 ns before distribution to backplane. The ALCT\_adb\_pulse\_async signal is the same length as its original source. ALCT\_adb\_pulse\_sync and ALCT\_adb\_pulse\_async also cause generation of L1ACC and Pretriggers (ALCT\_external\_trigger and CLCT\_external\_trigger) to backplane as described in more details in 2.6.

The Pretrigger signals ALCT\_external\_trigger and CLCT\_external\_trigger can be generated from any source of L1ACC (see 2.6), front panel, TTC system or upon VME command. There are individual masks for them in CSR1. Before distribution to

backplane they can be delayed for 1..255 ticks of 40MHz clock (defined by CSR5[15..8]).

Clct\_status[8..0] and alct\_status[8..0] signals (presumably pulses) cause setting to "1" specific bits in CSR9 and CSR10 respectively. These bits can be set to "0" upon sending "reset CSR9" and "reset CSR10" write commands to specific CCB addresses (Table 6).

Tmb\_reserved\_out[2..0] signals (25 ns pulses in the present scheme) may be generated upon write to specific CCB addresses (see Table 6). They are synchronized with the selected source of 40Mhz clock.

Tmb\_reserved\_in[4..0] signals (presumably pulses) cause setting to "1" specific bits in CSR11 (see below). These bits can be set to "0" upon sending "reset CSR11" write command to a specific CCB address (see Table 6).

## 2.6. L1ACC and Pretrigger Sources and Control

There are several possible sources for L1ACC and two Pretriggers (ALCT\_external\_trigger and CLCT\_external\_trigger):

- TTCrx\_L1ACC (25 ns pulse),
- Ext\_L1ACC (ECL pulse coming through the CCB front panel),
- Tmb\_l1a\_request (25 ns pulse coming over backplane),
- artificial L1ACC generated upon VME write to (base + 2a) address (see Table 9),
- any source of ALCT adb pulse sync (VME, front panel, TTC command),
- any source of ALCT adb pulse async (VME, front panel, TTC command).

Each of these sources can be masked using dedicated CSR1 bits (disabled if "1" and enabled if "0"). Before distribution to backplane both Pretriggers can be delayed for a number of 40Mhz clocks (from 1 to 255, defined by CSR5[15..8]). Independently from Pretriggers, the L1ACC can also be delayed for n=1..255 clock cycles where (n) is defined by CSR5[7..0]. The starting point for the delay counting is the same. The ALCT\_adb\_pulse\_sync and ALCT\_adb\_pulse\_async backplane signals are sent to backplane without delay. This logic works in both "TTCrx" and "VME" modes and CSR1[0] doesn't affect it.

There is a 32-bit counter of L1ACC requests available for read, reset, and enable/disable operations over VME. The counter counts the L1ACC requests from any selected source even if the transmission to backplane is disabled. The counter is disabled after power up and CCB internal reset. The 32-bit content of the counter is latched into two 16-bit output registers on read command to (base + 96) address.

In a special CFEB calibration mode, the CCB may receive a dmb\_cfeb\_initiate command from the TTCrx (this command can be also send upon write to a specific VME address, see Table 9). In this mode, the CCB "holds" the next L1ACC and both Pretriggers (by preventing them from being broadcast on the backplane). In a similar way, if the CSR1[13]=0, then the CCB holds the next L1ACC and Pretriggers after the first L1ACC has been sent to backplane. The CCB can exit from this "hold" mode when a

11

dmb\_l1a\_release or tmb\_l1a\_release signals have been received from DMB or TMB or when VME write to (base address + 5c) has been initiated.

# 2.7. Access to TTCrx Signals

Several internal CSR registers provide access to TTCrx output signals for testing and debugging purposes. During the trigger sequence (upon reception of a trigger signal), the contents of the bunch counter and the event counter are made available on the BCnt<11..0> lines. The content of a bunch counter is latched into CSR12<11..0> upon BCntStr strobe. Content of an event counter (12 LSB and 12 MSB) is latched into CSR13<11..0> and CSR14<11..0> upon EvCntLStr and EvCntHStr respectively. In addition to that, the Brcst<7-2>, BrcstStr1, BrcstStr2, BcntRes, EvCntRes and DQ<3..0> bits from the TTCrx outputs are directly latched into CSR15. Content of the Dout<7..0> and SubAd<7..0> are latched into CSR16 upon the DoutStr strobe. Registers CSR12..CSR16 are available for read only.

# 2.8. Electrical Interface

Fairchild GTLP16612 (or compatible TI SN74GTLP18612) transceivers are used for the communications with other modules in a crate (Table 2). All GTLP signals to backplane are sent in "negative" logic as proposed in [1], i.e. active output signal corresponds to a "low" GTLP level. The same is expected for all incoming backplane signals. 28 point-to-point cfg\_done signals (from TMB, DMB and MPC) are terminated on a CCB board with 100 Ohm resistors to 1.5V. All bussed signals are terminated on both ends of the backplane.

# 3. Control and Status Registers (CSR)

# 3.1. CSR1

CSR1[0] - a	defines the sou	urce of signals distributed to ccb_cmd[50] and ccb_cmd_str
1	lines and the s	source of "Hard reset" signals. If CSR1<0>=1, the
	source is TTC	Crx ASIC. If CSR1<0>=0, the source is CSR2.
CSR1[12]	- defines the	source of 40MHz clock distributed to backplane
CSR1	[2] CSR1[1]	
0	0	CCB on-board oscillator (80MHz divided by 2)
0	1	Clock40Des1 from TTCrx
1	0	CCB front panel connector (ECL input)
1	1	Single 25 ns pulse upon write to (Base +38) address
CSR1[3] -	mask L1AC	C source from TTCrx (disabled if "1" and enabled if "0")
CSR1[4] -	mask L1AC	C source from VME (disabled if "1" and enabled if "0")
CSR1[5] -	mask L1AC	C source from TMB_L1AREQ backplane signal (disabled if
	"1" and en	abled if "0")
CSR1[6] -	mask FP_B2	K0 source from the front panel signal (disabled if
	"1" and ena	bled if "0")
CCD 1[7]	1 (())	1 + 1 + 0 = 0 $(1 + 0 + 1) + (1 +$

CSR1[7] - mask "External\_L1ACC" signal from the front panel (disabled if "1" and

enabled if "0")

- CSR1[8] "1" enables all (except Clock40) inputs from the front panel. "0" disables all Inputs from the front panel. Clock40 is always enabled.
- CSR1[9] masks generation of delayed ALCT\_external\_trigger signal to backplane from any L1ACC source (disabled if "1" and enabled if "0")
- CSR1[10] masks generation of delayed CLCT\_external\_trigger signal to backplane from any L1ACC source (disabled if "1" and enabled if "0")
- CSR1[11] masks generation of delayed Pretriggers and delayed L1ACC from any of ALCT\_adb\_sync\_pulse sources (disabled if "1" and enabled if "0")
- CSR1[12] masks generation of delayed Pretriggers and delayed L1ACC from any of ALCT\_adb\_async\_pulse sources (disabled if "1" and enabled if "0")
- CSR1[13] if "0", then the CCB disables sending delayed L1ACC and both delayed Pretriggers to backplane after the first L1ACC has been translated to backplane. If "1", then L1ACC and pretriggers are enabled unconditionally.
- CSR1[14] mask FP\_BCNTRES signal from the front panel (disabled if "1" and enabled if "0")
- CSR1[15] mask FP\_Hard\_Reset signal from the front panel (disabled if "1" and enabled if "0")

## 3.2. CSR2

CSR2[0] - BcntRes

CSR2[1] - EvCntRes

CSR2[7..2] - data transmitted to ccb\_cmd[5..0] bus when CCB is in "VME" mode (see CSR1). Ccb\_cmd\_strobe (25 ns pulse) is generated upon write data into CSR2. CSR2[8..15] - not used

## 3.3. CSR3

CSR3[7..0] - data transmitted to ccb\_data[7..0] bus when CCB is in "VME" mode (see CSR1). Ccb\_data\_strobe (25 ns pulse) is generated upon write data into CSR3. CSR2[8..15] - not used

# **3.4.** CSR4

- CSR4[7..0] Delay of the L1A\_Request signal from the backplane source (specified by CSR4[11..10]) before distribution to front panel connector P11-27/28 (implemented only in firmware for the TF crate)
- CSR4[8] disables (if "1") propagation of the TMB\_L1A\_Release from the backplane line to internal CCB logic
- CSR4[9] disables (if "1") propagation of the DMB\_L1A\_Release from the backplane line to internal CCB logic
- CSR4[10] enables (if "0") propagation of the TMB\_L1A\_Request (peripheral crate) or SP\_L1A\_Request (Track Finder crate) to front panel (implemented only in firmware for the TF crate)

CSR4[11] - enables (if "0") propagation of the TMB\_L1A\_Release (peripheral crate) or

MS\_L1A\_Request (Track Finder crate) to front panel (implemented only in firmware for the TF crate)

CSR4[15..12] – not used

#### 3.5. **CSR5**

CSR5[7..0] - delay of L1ACC (any of 7 possible sources) before distribution to backplane. See 2.6. for more details.

CSR5[15..8] - delay of ALCT\_external\_trigger and CLCT\_external\_trigger sources before distribution to backplane. See 2.5 and 2.6 for more details.

## 3.6. **CSR6**

CSR6[8..0] - TMB\_cfg\_done[8..0] lines. Read only. CSR6[9..15] - always "0".

#### 3.7. CSR7

CSR7[8..0] - ALCT\_cfg\_done[8..0] lines. Read only. CSR7[9..15] - always "0".

#### 3.8. **CSR8**

CSR8[8..0] - DMB\_cfg\_done[8..0] lines. Read only. CSR8[9] - MPC\_cfg\_done line. Read only. CSR8[10..15] - always "0".

#### 3.9. **CSR9**

CSR9[8..0] - CLCT\_status[8..0] lines. Read only. CSR9[9] - TTCrx\_ready line. Read only. CSR9[10 TTCrx\_SingleErrStr line. Read only. CSR9[11] TTCrx\_DoubleErrStr line. Read only. CSR9[12..15] - always "0".

#### 3.10. **CSR10**

CSR10[8..0] - ALCT\_status[8..0] lines. Read only. CSR10[9..15] - always "0".

#### 3.11. **CSR11**

CSR11[2..0] - DMB\_reserved\_in[2..0] lines. Read only. CSR11[7..3] - TMB\_reserved\_in[4..0] lines. Read only. CSR11[8..9] - FP\_RSV<1..2> CCB front panel inputs. Read only. CSR11[10..15] - always "0".

## 3.12. **CSR12**

CSR12[11..0] - TTCrx\_BCNT[11..0] lines (latched into flip-flops upon TTC\_BCNTSTR strobe). Read only. CSR12[12] - TTC\_BCNTSTR. Read only. CSR12[13..15] - always "0".

## 3.13. **CSR13**

CSR13[11..0] - TTCrx\_BCNT[11..0] lines (latched into flip-flops upon TTC\_EVCNTLSTR strobe). Read only. CSR13[12] - TTC\_EVCNTLSTR. Read only. CSR13[13..15] - always "0".

### 3.14. **CSR14**

CSR14[11..0] - TTCrx\_BCNT[11..0] lines (latched into flip-flops upon TTC\_EVCNTHSTR strobe). Read only. CSR14[12] - TTC\_EVCNTHSTR. Read only. CSR14[13..15] - always "0".

## 3.15. **CSR15**

CSR15[3..0] - TTCrx BRCST[5..2] lines (latched into flip-flops upon TTC BRCSTSTR1 strobe). Read only. CSR15[5..4] - TTCrx BRCST[7..6] lines (latched into flip-flops upon TTC BRCSTSTR2 strobe). Read only. CSR15[6] - TTCrx BRCSTSTR1 line (latched into flip-flops upon TTC Clock40Des1). Read only. CSR15[7] - TTCrx BRCSTSTR2 line (latched into flip-flops upon TTC\_Clock40Des1). Read only. CSR15[8] - TTCrx EVCNTRES line (latched into flip-flops upon TTC BRCSTSTR1 strobe). Read only. CSR15[9] - TTCrx BCNTRES line (latched into flip-flops upon TTC BRCSTSTR1 strobe). Read only. CSR15[13..10] - TTCrx DQ[3..0] lines (latched into flip-flops upon TTC DOUTSTR strobe). Read only. CSR15[14] - TTCrx DOUTSTR line (latched into flip-flops upon TTC Clock40Des1). Read only. CSR15[15] - always "0".

## 3.16. **CSR16**

CSR16[7..0] - TTCrx\_DOUT[7..0] lines (latched into flip-flops upon TTC\_DOUTSTR strobe). Read only. CSR16[15..8] - TTCrx\_SUBAD[7..0] lines (latched into flip-flops upon TTC\_DOUTSTR strobe). Read only.

3.17. **CSR17** (date of the current firmware version)

CSR17[4..0] - Day (CSR17<0> is LSB and CSR17<4> is MSB). Read only. CSR17[8..5] - Month (CSR17<5> is LSB and CSR17<8> is MSB). Read only. CSR17[11..9] - Year (Add to 2000) (CSR17<9> is LSB, CSR17<11> is MSB). CSR17[15..12] - Always "0". Read only.

#### 4. VME Interface

The CCB can be accessed in the VME crate using either geographical or logical addressing mode (mode is selected by an on-board DIP switch). It recognizes AM codes 39(hex), 3A(hex), 3D(hex) and 3E(hex) and supports A24D16 slave operations. Geographical mode utilizes the geographical address pins GA[4-0] available on the VME64x backplane. In this mode the CCB recognizes its address space when the code on address lines A[23-19] is equal to the 5-bit geographical code of its slot. If S3-1 and S3-4 are connected, the logical address mode is selected. If S3-1 and S3-4 are disconnected, the geographical mode is selected. Base logical address C00000(hex) is used for initial testing and debugging (fixed in firmware). All decoded addresses are listed in Table 9.

Table 9

Address (her)	Function
Address (liex)	
Base $+ 0$	CSR1 (read/write)
Base + 2	CSR2 (read/write)
Base + 4	CSR3 (read/write)
Base + 6	CSR4 (read/write)
Base + 8	CSR5 (read/write)
Base + a	CSR6 (read only)
Base + c	CSR7 (read only)
Base + e	CSR8 (read only)
Base + 10	CSR9 (read only)
Base + 12	CSR10 (read only)
Base + 14	CSR11 (read only)
Base + 16	CSR12 (read only)
Base + 18	CSR13 (read only)
Base + 1a	CSR14 (read only)
Base + 1c	CSR15 (read only)
Base + 1e	CSR16 (read only)
Base + 20	I2C controller (read/write)
Base + 22	I2C controller (read/write)
Base + 24	Reset I2C controller (write only)
Base + 26	Reset TTCrx ASIC (write only)

Base + 28	Reset CCB internal logic (write only)
Base + 2a	Generate L1ACC 25 ns pulse (write only) and external triggers (if enabled)
Base + 2c	Generate TMB "Hard reset" 400 ns pulse (write only)
Base + 2e	Generate DMB "Hard reset" 400 ns pulse (write only)
Base + 30	Generate ALCT "Hard reset" 400 ns pulse (write only)
Base + 32	Generate MPC "Hard reset" 400 ns pulse (write only)
Base + 34	Generate "Hard Reset" 400 ns pulses to all modules in crate (write only)
Base + 36	Generate BC0 25 ns pulse (write only)
Base + 38	Generate 25 ns pulse to ccb_clock40 line (write only) if CSR1<1>=CSR1<2>=1
Base + 3a	
Base + 3c	Generate "Soft Reset" 25 ns pulse to all modules in crate (write only)
Base + 3e	Generate both "ALCT_adb_pulse_sync" and "ALCT_adb_pulse_async" (write only)
Base + 40	Generate "ALCT_adb_pulse_sync" 500 ns pulse (write only)
Base + 42	Generate "ALCT_adb_pulse_async" pulse (write only)
Base + 44	Generate "CLCT_external_trigger" 25 ns pulse (write only)
Base + 46	Generate "ALCT_external_trigger" 25 ns pulse (write only)
Base + 48	Generate "DMB_cfeb_calibrate[0]" 25 ns pulse (write only)
Base + 4a	Generate "DMB_cfeb_calibrate[1]" 25 ns pulse (write only)
Base + 4c	Generate "DMB_cfeb_calibrate[2]" 25 ns pulse (write only)
Base + 4e	Generate CSR9 reset (write only)
Base + 50	Generate CSR10 reset (write only)
Base + 52	Generate CSR11 reset (write only)
Base + 54	
Base + 56	
Base + 58	Generate "CCB clock40 enable" pulse, (n) counts, defined by CSR4<7-0> (write only)
Base + 5a	Generate "DMB cfeb initiate" pulse (write only) (Hold next L1ACC and Pretriggers)
Base + 5c	Generate "Release HOLD L1ACC Mode" pulse (write only)
Base + 5e	CSR17 (Read only)
Base + 60	Generate "MPC_reserved[0]" 25 ns pulse (write only)
Base + 62	Generate "MPC_reserved[1]" 25 ns pulse (write only)
Base + 64	Generate "Soft Reset" 25 ns pulse to MPC (write only)
Base + 66	Generate "DMB_reserved[0]" 25 ns pulse (write only)
Base + 68	Generate "DMB_reserved[1]" 25 ns pulse (write only)
Base + 6a	Generate "Soft Reset" 25 ns pulse to all DMB (write only)
Base + 6c	Generate "DMB_reserved_out[0]" 25 ns pulse (write only)
Base + 6e	Generate "DMB_reserved_out[1]" 25 ns pulse (write only)
Base + 70	Generate "DMB_reserved_out[2]" 25 ns pulse (write only)
Base + 72	Generate "DMB_reserved_out[3]" 25 ns pulse (write only)
Base + 74	Generate "DMB_reserved_out[4]" 25 ns pulse (write only)
Base + 76	Generate "TMB_reserved_out[0]" 25 ns pulse (write only)
Base + 78	Generate "TMB_reserved_out[1]" 25 ns pulse (write only)
Base + 7a	Generate "TMB_reserved_out[2]" 25 ns pulse (write only)
Base + 7c	Generate "TMB_reserved[0]" 25 ns pulse (write only)
Base + 7e	Generate "Soft Reset" 25 ns pulse to all TMB (write only)
Base + 80	
Base + 82	Generate "CCB_reserved[1]" 25 ns pulse (write only)
Base + 84	Generate "CCB_reserved[2]" 25 ns pulse (write only)
Base + 86	Generate "CCB_reserved[3]" 25 ns pulse (write only)
Base + 88	Generate L1 Reset 25 ns pulse (write only)
Base + 8a	Generate "FP_RSV1_OUT" 25 ns pulse to front panel (write only)
Base + 8c	
Base + 8e	
Base + 90	

Base + 92	
Base + 94	
Base + 96	Read L1ACC Counter[150]
Base + 98	Read L1ACC Counter[3116]
Base + 9a	Reset L1ACC Counter to 0 (write only)
Base + 9c	Enable L1ACC Counter to count (write only)
Base + 9e	Disable L1ACC Counter to count (write only)

## 5. I2C Programming

There is one device (TTCrx mezzanine card) in an I2C chain on the CCB board (Note: as of June 2002, it was decided to remove all PHOS4 chips from the CCB board for more precise clock distribution over backplane, so the description of the PHOS4 programming over I2C bus was removed from this manual). The Philips PCF8584 [6] I2C controller provides an access to all these devices over two signal lines: SDA (data) and SCL (clock). Controller itself can be programmed via VME (see Table 9). An 8 Mhz reference clock for the PCF8584 controller is provided from the main PLD. PCF8584 controller operates in a "68000" mode (see [6], page 6).

For the TTCrx ASIC, all data transfers over the I2C bus are performed using only two registers: the I2C\_pointer register and the I2C\_data register. The I2C\_pointer register is 5-bit wide and contains the address of the internal register as defined in Table 3 at [5]. Hence, each I2C access is performed in two steps:

- 1. Write to register number in the I2C\_pointer register
- 2. Read or write the I2C\_data register.

Each TTCrx ASIC occupies two addresses in the 7-bit I2C address space. The 7-bit I2C address is derived from the content of the ID\_I2C[5..0] base address register as described in Table 10, based on Chapter 7 of document [5]. ID\_I2C[5..0] bits are defined by the switches on Dout<5..0>lines on the TTCrx board.

The TTCrx is accessible over I2C bus only if optical connection to TTC transmitter is established and the ttcrx\_ready = "1".

Table 10

12C address carculation					
I2C access register	Resulting 7-bit I2C address				
I2C_pointer	ID_I2C[50] * 2				
I2C_data	ID_I2C[50] * 2 + 1				

I2C address calculation

## 6. Front Panel

There are three 34-pin connectors  $(0.1 \times 0.1 \text{ shrouded headers})$  on the CCB front panel that provide differential ECL inputs and outputs to/from the CCB (see Tables 11-13). All input signals are expected in positive logic. All output signals are in negative logic.

Pin	Signal		Signal
1	External_clock40+		External_clock40-
3	External clock40 enable+		External_clock40_enable-
5	External llaccept+		External_11accept-
7	Dmb_cfeb_calibrate[0]+	8	Dmb_cfeb_calibrate[0]-
9	Dmb cfeb calibrate[1]+		Dmb_cfeb_calibrate[1]-
11	Dmb_cfeb_calibrate[2]+	12	Dmb_cfeb_calibrate[2]-
13	Alct_adb_pulse_sync+	14	Alct_adb_pulse_sync-
15	Alct_adb_pulse_async+	16	Alct_adb_pulse_async-
17	Clct_external_trigger+	18	Clct_external_trigger-
19	Alct_external_trigger+	20	Alct_external_trigger-
21	FP_BC0+	22	FP_BC0-
23	FP_BCNTRES+	24	FP_BCNTRES-
25	FP_Hard_Reset+	26	FP_Hard_Reset-
27		28	
29		30	
31		32	
33		34	

Table 11. Input connector P10

Table 12. Output connector P11

Pin	Signal	Pin	Signal
1	Clct status[0]+	2	Clct status[0]-
3	Clct status[1]+	4	Clct status[1]-
5	Clct status[2]+	6	Clct status[2]-
7	Clct_status[3]+	8	Clct_status[3]-
9	Clct status[4]+		Clct_status[4]-
11	Clct_status[5]+	12	Clct_status[5]-
13	Clct_status[6]+	14	Clct_status[6]-
15	Clct_status[7]+	16	Clct_status[7]-
17	Clct_status[8]+	18	Clct_status[8]-
19	Ccb_clock40+	20	Ccb_clock40-
21	Ccb_bc0+	22	Ccb_bc0-
23	Ccb_l1accept+	24	Ccb_l1accept-
25	Ccb_cmdstr+	26	Ccb_cmdstr-
	(BC0+ from SP in the Track Finder Crate)		(BC0- from SP in the Track Finder Crate)
27	Ccb_fp_reserved_out[0]+	28	Ccb_fp_reserved_out[0]-
	(L1A_Request+ in the Track Finder Crate)		(L1A_Request- in the Track Finder Crate)
29		30	
31		32	
33		34	

Table 13.	Output connector P12

Pin	Signal	Pin	Signal
1	Alct_status[0]+	2	Alct_status[0]-
3	Alct_status[1]+	4	Alct_status[1]-
5	Alct_status[2]+	6	Alct_status[2]-
7	Alct_status[3]+	8	Alct_status[3]-
9	Alct_status[4]+	10	Alct_status[4]-
11	Alct_status[5]+	12	Alct_status[5]-
13	Alct_status[6]+	14	Alct_status[6]-
15	Alct_status[7]+	16	Alct_status[7]-
17	Alct_status[8]+	18	Alct_status[8]-

19	20
21	22
23	24
25	26
27	28
29	30
31	32
33	34

There are 12 LEDs on the front panel:

- +3.3V (D9), +5V (D11), -5.2V (D7) Power (green)
- "L1A" (D3) L1ACCEPT (red, with one-shot, from any of 7 possible sources. Active if L1ACC was sent to backplane)
- "BX0" (D4) BX0 (red, with one-shot)
- "HR" (D5) Hard Reset (any of TMB\_HR, DMB\_HR, ALCT\_HR, MPC\_HR, general
- HR) (red, with one-shot)
- "I2C" (D6) indicates access to I2C controller (red, with one-shot)
- "Mode" (D8) indicates CCB operation mode or state of CSR1<0> ("on" if "TTCrx" mode, "off" if "VME" mode), yellow, static signal
- "VME" (D2) indicates VME access to CCB (yellow, with one-shot)
- "TTC\_Ready" (D10) indicates that TTCrx is in normal operation mode (green)
- "SinEr" (D13) indicates single error signal from TTCrx (red)
- "DbEr" (D14) indicates double error signal from TTCrx (red)

# 7. Board Initialization

After power up the following procedures are necessary:

- 1. Reset CCB internal logic.
- 2. Program all CSR's with required values. If CSR4 will be used, it should have a non-zero value.

## 8. Mechanical Parameters

The CCB is designed as a VME 9U\*400 mm board (see block diagram on Fig.1). A TTCrx mezzannine card is mounted on two 50-pin headers. The main CCB logic (including VME interface) is designed in a single PLD (Altera EPF10K100ABC356-1). This PLD as well as a configuration EPROM (Altera EPC2LC20) and a 10-pin header for ByteBlaster downloading cable are located on a separate mezzanine card ~10\*10 cm in size. This mezzanine card is attached to four Samtec OPC-150-T-D connectors mounted on the main CCB board. Such a configuration will easily allow us to replace the mezzanine card by another one with radiation hard version of PLD if necessary.

Both PLD and EPROM can be programmed/configured over JTAG cable compatible with Altera Bit- or ByteBlaster. Two DIP switches S1 and S2 define the configuration of the JTAG chain (see Table 14).

20

Table 14. JTAO cham configuration				
S1 1-4	S1 2-3	S2 1-4	S2 2-3	Configuration
on	off	on	off	EPROM
off	on	off	on	PLD
All others				prohibited





Figure 1: Block Diagram of the Clock and Control Board

## References

[1]. EMU Peripheral Crate Specification. UCLA High Energy Physics. Version 3.3. February 9, 2001. Available at: ftp://www-collider.physics.ucla.edu/pub/cms/peripheral\_crate/documentation/ [2]. http://www.phys.ufl.edu/~madorsky/backplane/

[3]. http://www.phys.ufl.edu/~madorsky/TrackFinder/TF backplane v4.doc

[4]. B.G.Taylor. Timing, Trigger and Control (TTC) System for LHC Detectors. CERN/ECP http://www.cern.ch/TTC/intro.html

[5]. J.Christiansen, A.Marchioro, P.Moreira and T.Toifl. TTCrx Reference Manual. February 2003. Version 3.8. January 2003. CERN-ECP/MIC, Geneva, Switzerland.

[6]. Philips Data Handbook IC12. 1997. I2C Peripherals.

#### History

- 03/05/2001: Table 3 and section "I2C Programming" were added.
- 03/08/2001: Addition to 2.6 and 2.8.
- 03/16/2001: Table 5 is completed.
- 04/24/2001: Table 9 is fixed. Addition to 2.8.
- 05/11/2001: Changes in Table 9. Minor changes in CSR12-CSR14.
- 08/29/2001: Update of Table 9.
- 09/18/2001: Table 13 was added.
- 11/26/2001: ccb\_rsv[0] signal is assigned to TTCrx\_ready static signal. Programming details related to TTCrx were added.
- 12/07/2001: clarification on I2C programming (example in Section 5).
- 12/12/2001: An error in I2C programming (section 5) was fixed.
- 01/03/2002: CSR1<9-10> bits were defined.
- 02/07/2002: Changes in Table 5. Soft\_reset was added. Appendix A was added.
- 02/15/2002: Ccb\_reserved[4] line was renamed to ccb\_l1reset line.
- 03/25/2002: Minor changes in Section 7.
- 05/15/2002: Changes in 2.6. More options added to generate anode and cathode Pretriggers and L1ACC. Added the independent programmable delay for Pretriggers. Added the 32-bit counter of L1ACC requests.
- 07/16/2002: CSR17 was added.
- 08/05/2002: PHOS4 programming information was removed. Three signals were renamed in Table 9.
- 08/27/2002: CSR4<8-9> were added.
- 09/18/2002: The ALCT\_adb\_pulse\_sync was expanded to 500 ns before distribution to backplane. The content of the L1ACC counter was latched into two 16-bit temporary registers before reading over VME.
- 10/24/2002: New TTC and VME commands were added to generate both "ALCT\_adb\_pulse\_sync" and "ALCT\_adb\_pulse\_async".
- 11/13/2002: The CCB functionality for the Track Finder crate was added.
- 12/06/2002: Update of the CCB functionality for the Track Finder crate.
- 04/03/2003: BX0 replaced by BC0.
- 04/13/2003: Update of section 5 (I2C Programming).
- 11/13/2003: Base+80 VME write command was removed from Table 9.
- 08/04/2006: Description of bits CSR4[7-0] and CSR4[11-10] was added in Section 3.4