

2021/11/19 Archive Hash: 4f9fbb1-D Archive Date: 2021/11/19

Trigger data formats for the CSC and GEM systems for Run-3

Paul Padley¹, Mike Matveev¹, Sven Dildick^{*,1}, Alexei Safonov², Jason Gilmore², Evaldas Juska^{*,2}, Tao Huang², Jay Hauser³, Andrew Peck³, Will Nash³, Siddharth Hariprakash³, Darin Acosta⁴, Alexander Madorsky⁴, Jia Fu Low⁴, Andrew Brinkerhoff⁵, Gilles De Lentdecker⁶, and Laurent Pétré⁶

¹ Rice University (US)
 ² Texas A&M University (US)
 ³ University of California Los Angeles (US)
 ⁴ University of Florida (US)
 ⁵ Baylor University (US)
 ⁶ Université Libre de Bruxelles (BE)
 *Primary author

Abstract

This detector note describes the trigger data formats for the GEM and CSC systems for Run-3. Changes to the Anode Local Charged Track board, Trigger Motherboard and the Muon Port Card data format are proposed to incorporate the GE1/1-ME1/1 integrated local trigger and to introduce options for high-multiplicity triggering on exotic signatures. The trigger data formats for the GE2/1-ME2/1 integrated trigger for Phase-2 of CMS are discussed as well.

This box is only visible in draft mode. Please make sure the values below make sense.

Sven Dildick, Evaldas Juska
Trigger data formats for the CSC and GEM systems for Run-3
CMS
CMS, GEM, CSC, trigger, data format

Please also verify that the abstract does not use any user defined symbols

Contents	
-----------------	--

	4	. .		~
2	1	Introc		2
3	2	CSC a	ind GEM detectors in Run-3	3
4		2.1	Cathode Strip Chambers	3
5		2.2	Gas Electron Multipliers	4
6		2.2.1	GE1/1	4
7		2.2.2	GE2/1 and $ME0$	4
8	3	CSC 1	Frigger Data Formats	6
9		3.1	ALCT to (O)TMB	6
10		3.2	CLCT in (O)TMB	7
11		3.3	(O)TMB to MPC	7
12		3.3.1	Inputs for the (O)TMB Correlation Algorithm	7
13		3.3.2	Quick Overview of the Trigger Data format	7
14		3.3.3	Common Redefinitions	7
15		3.3.4	Specific Redefinition: TMBs which do not have the CCLUT algorithm	
16			enabled	10
17		3.3.5	Specific Redefinition: ME1/1 Quality	10
18		3.3.6	Specific Redefinition: non-ME1/1 Quality	10
19		3.3.7	Map of 4+1 bit Run-3 Bending onto 4-bit Run-2 Pattern	11
20		3.3.8	Pattern ID Lookup	11
21		3.4	MPC to Muon Track Finder Sector Processor	13
22	4	GEM	Trigger Data Formats	21
23		4.1	Cluster Format	21
24		4.1.1	Version 1	21
25		4.1.2	Version 2	21
26		4.1.3	Version 3	21
27		4.2	OH to GEM Backend and to OTMB Link Format	23
28		4.2.1	Version 1	23
29		4.2.2	Version 2	23
30		4.2.3	Version 3	23
31		4.3	OptoHybrid Metadata	26
32		4.4	GEM Status bits	27
33		4.5	GEM Backend to EMTF Link Format	28
34		4.5.1	Metadata mode (format 1)	28
35		4.5.2	Normal mode (format 0)	28
36	5	Imple	mentation of the Data Formats in CMSSW	30
37	-	5.1	CSCALCTDigi	30
38		5.2	CSCLCTDigi	30
39		5.3	CSCCorrelatedI CTDigi	32
40		5.4	GEMPadDigi	33
41		5.5	GEMPadDigiCluster	33
10	6	Summ		35
44	0	Junn	muy	00

43 1 Introduction

New Gas Electron Multiplier (GEM) chambers will be installed in the forward region 1.6 <44 $|\eta| < 2.1$ [1]. The GEM station in front of ME1/1 is called GE1/1, and is shown in Fig. 1. 45 The installation of GEM detectors will allow for a precision measurement of the GE1/1-ME1/1 46 bending angle in the trigger. This enhances the sensitivity of the trigger to soft prompt muon 47 signatures and displaced muon signatures from new physics processes with long-lived parti-48 cles. The added detecting layers will reduce the trigger rate, increase the trigger efficiency and 49 also improve the operational resilience of the system. More information on the GEM upgrade 50 can be found in [1]. In addition, new possibilities to trigger on exotic signatures from long-lived 51 particles with more than 2 trigger primitives per Cathode Strip Chamber and per BX is being 52 researched. 53 54

This detector note describes the trigger data formats for the GE1/1 and CSC systems for RunModifications to the trigger data formats in the ALCT, TMB and MPC electronic boards to

include the GE1/1-ME1/1 integrated local trigger and options for high-multiplicity triggering
 on exotic signatures.

59

⁶⁰ Section 2 describe the CSC and GEM detectors in Run-3. The CSC and GEM trigger data for-

⁶¹ mats are given in Sec. 3 and Sec. 4. For completeness, the GE2/1 trigger data formats are

⁶² provided as well. A summary is provided in section 6.



Figure 1: Quadrant of the CMS detector in the Run-3 configuration. The central component is the solenoid that surrounds the silicon tracker, the electromagnetic calorimeter (ECAL) and hadronic calorimeter (HCAL). Outside the solenoid sits the muon system. Drift tubes (DT), cathode strip chambers (CSC) and resistive plate chambers (RPC) are colored orange, green and blue respectively. New GE1/1 and GE2/1 detectors are shown in red, and ME0 in orange.

2

63 2 CSC and GEM detectors in Run-3

64 2.1 Cathode Strip Chambers

The Cathode Strip Chamber (CSC) system consists of 540 chambers organized in four stations 65 called ME1 to ME4 and covering pseudorapidity from 0.9 up to 2.4. Each CSC chamber contains 66 six layers, and each layer contains cathode strips that run radially, and wires that run approx-67 imately orthogonal to the cathode strips. The cathode strips vary in width from 4 to 16 mm, 68 depending on the radius from the beam line and the specific location of the chamber within 69 CMS. The anode wires are directly wired together in sets of 5 to 17 wires per readout channel, 70 covering 1.6 to 5.4 cm radially. Cathodes and anodes are both instrumented with trigger as well 71 as readout electronics. 72 The cathode trigger electronics of the CSC require a certain minimum charge deposition to reg-73 ister a muon hit. Although the threshold is well below minimum ionizing, the random noise 74

level of cathode hits is very low. For the trigger, the muon hits are further localized with an accuracy of one-half of a strip on each chamber layer by analog comparison of charge deposition
on each strip with its neighbors as well as comparison of the neighbor strips – the technique is
built into Comparator ASIC chips. The CSC anode electronics front-end has constant-fraction
discriminators that create muon hits with very little time walk; the CSC anode hits are regis-

as tared each LUC hunch areasing

⁸⁰ tered each LHC bunch crossing.

The baseline CSC trigger primitives, known as Local Charged Tracks (LCT), constitute the input 81 from the CSC trigger motherboards (TMBs) to the L1 muon trigger track finders. The LCT are a 82 coincidence between straight-line patterns found in anode and cathode electronics. Both anode 83 and cathode trigger electronics require at least four layers to contain hits within patterns. As 84 the magnetic field is solenoidal, muons do not bend significantly in the R - z plane measured 85 by CSC anode wires, and so there is essentially only one CSC trigger anode pattern that merely 86 indicates that the muon appeared to have originated roughly from the CMS collision point. On 87 the other hand, muons do bend in the $r - \phi$ plane, and a set of nine cathode trigger patterns 88 is used to indicate the amount and direction of bending. The bending is inversely related to 89 momentum, and is largest in the first CSC station, i.e. the one closest in z to the interaction 90 point. Occupancy of CSC chambers by tracks and neutron-induced hits is much higher in 91 the inner ring closest to the beam line, and is higher in the first CSC station than in the other 92 93 stations.

The performance of the CSC trigger primitive generation has been excellent in LHC running thus far. The CSC trigger primitives are generated with 98% efficiency in all stations except ME1/1, where it is around 94%, localize the muon positions in the ϕ (bend) direction within an

⁹⁷ RMS of 0.174 strips, and find the correct bunch crossing for well over 99% of the muons.

⁹⁸ The major upgrade to the CSC will replace on-chamber cathode boards on the inner rings of

⁹⁹ chambers (1.6 < η < 2.4) in order to handle higher trigger and output data rates, and FPGA ¹⁰⁰ mezzanine boards on most of the on-chamber anode boards in order to cope with higher L1

¹⁰¹ trigger latency. Corresponding off-chamber boards that receive trigger and readout data will

¹⁰² also be replaced to handle the higher data rates.

¹⁰³ The CSC trigger primitives are sent to the L1 trigger track finders via optical links from Muon

¹⁰⁴ Port Cards (MPC) located in crates on the periphery of the endcap muon system. There are 60

¹⁰⁵ MPCs, and each sends the LCT information from 9 (O)TMB boards to the EMTF/OMTF sector

¹⁰⁶ processors over 8 optical links operating at 3.2 Gb/s with 38b/40b encoding.

¹⁰⁷ The algorithms of the CSC trigger are expected to change substantially in the future. If the

algorithms do not change, efficiency loss is expected due to high-occupancy effects such as 108 deadtime that grow with luminosity. The loss of efficiency is worst in the ME1/1 chambers, 109 which can lose as high as 15% efficiency, but this will be almost completely alleviated by up-110 dated firmware that allows simultaneous processing of trigger hits into LCTs in different parts 111 of each CSC chamber. Additionally, the upgraded FPGAs used for the new electronics will 112 allow finer granularity of trigger patterns; studies have shown that the cathode (bend direc-113 tion) position and angle resolutions can be improved by factors of 1.87 and 1.35, respectively. 114 Studies to determine whether the anode position and angle resolution can be improved as well 115 are being done. Larger factors of improvement in the bend direction resolution are possible by 116 combination of CSC trigger hits with GEM hits in the same station. 117

118 2.2 Gas Electron Multipliers

119 2.2.1 GE1/1

A single GE1/1 chamber is made of three GEM foils. A stack of two GEM chambers forms a superchamber. These superchambers will be installed in the forward region (1.6 < $|\eta|$ < 2.4), dubbed GE1/1. The GE1/1 station features 36 superchambers, each having two chambers, in front of the ME1/1 chambers. Each superchamber covers 10 degrees in ϕ and 1.6 < $|\eta|$ < 2.15 in pseudorapidity.

125

The GE1/1 detectors will deliver trigger pad clusters onto two separate trigger paths: to the 126 neighboring CSCs and to the EMTF via a CTP7 card (GEM concentrator). Both types of trigger 127 primitives will be constructed from trigger pads which have a angular resolution of 0.9 mrad in 128 ϕ . The trigger pads are built on-chamber in the VFAT3 chip [2] as an OR'ed combination of two 129 neighboring strips. GE1/1 has 192 trigger pads per eta partition (8 eta partitions per chamber). 130 Single trigger pads are at least 97% efficient. The trigger pad data will be transmitted from the 131 VFAT3 chip to the OptoHybrid (OH) board. The GE1/1 OH boards will construct clusters from 132 maximum 8 adjacent trigger pads in the chamber. Each pad cluster is 14 bits wide. The cluster 133 data will be transmitted from the OH to the nearby CSC optical trigger motherboard (OTMB) 134 and to the GEM concentrator. Per superchamber, up to 16 clusters will be transmitted from 135 GE1/1 OHs. The overflow rate of the cluster finder has been estimated to be $\mathcal{O}(10^{-5})$ per BX. 136 137

In the GE1/1-ME1/1 trigger path, GEM trigger clusters are combined with CSC Cathode and 138 Anode LCTs to form highly efficient GE1/1-ME1/1 integrated local triggers. The requirement 139 in the number of hit layers can be relaxed from 'at least four CSC layers hit' to 'at least three 140 CSC layers and at least one GEM layer hit'. The GE1/1-ME1/1 integrated local trigger ob-141 jects will have a width of 32 bits as regular CSC LCTs, but unused or redundant bits will be 142 repurposed to indicate the presence of GEMs. In the GE1/1-EMTF trigger path, the GE1/1 143 concentrator multiplexes trigger pad cluster data from every three OH optical links running at 144 3.2 Gb/s into a single link running at 9.6 Gb/s. Coincidences of trigger pad clusters (with an 145 efficiency > 95%) will be used in the EMTF track-builder and momentum assignment. 146

147 2.2.2 GE2/1 and ME0

Beyond Run-3, two additional GEM detectors will be installed, 2-layer GE2/1 chambers, and 6-layer ME0 chambers. The GE2/1 station is similar to the GE1/1 station, although GE2/1 chambers are much larger. Eighteen superchambers, each 20 degrees wide, cover the region 1.6 < $|\eta|$ < 2.4. CMS will also be equipped with a new ME0 station behind the HGCAL, closer to the interaction point than any other endcap muon detector. ME0 superchambers have six 20-degree wide chambers and cover the region 2.0 < $|\eta|$ < 2.8. GE2/1 and ME0 each have ¹⁵⁴ 384 pads eta partition. In the GE2/1-EMTF trigger path, eight 3.52 Gb/s links are multiplexed
 ¹⁵⁵ into a single 25 Gb/s link. Per superchamber, up to 40 clusters will be transmitted from GE2/1

 $_{156}$ OHs. For completeness, the GE2/1 format is also described in this note. The description of the

¹⁵⁷ ME0 data format is beyond the scope of this document.

158

¹⁵⁹ A simplified picture of the overlap and endcap trigger primitive architecture is shown in Fig. 2.



Figure 2: Architecture for the muon overlap and endcap trigger primitives (not showing RPCs) in Run-3. CSC TPs are produced in the trigger motherboard (TMB) and are also sent to the OMTF and EMTF through the muon port card (MPC). GEM pad clusters are sent directly to the OTMB and to the EMTF via a GEM concentrator card.

160 3 CSC Trigger Data Formats

161 **3.1 ALCT to (O)TMB**

The original ALCT Virtex-E mezzanine cards allowed for Skewclear copper links carrying 56 bits/bx to the TMB boards that are divided between DAQ (16 bits), trigger (11 bits per ALCT x 2), and other purposes such as synchronization and error correction (18 bits total), see [3].

The new ALCT LX100 and LX150T FPGAs will be outfitted with optical links to ODMBs, freeing up 16 Skewclear DAQ bits which then can be repurposed used for the trigger, but this is not foreseen until new ODMBs and new FEDs are installed after Run-3.

¹⁶⁸ ALCT bits are copied into the LCT data word sent by the (O)TMBs, with a few exceptions.

In Run-3, five bits are reserved for the timing in the ALCT_BXN[4:0]. However, ALCT_BXN[0]

and ALCT_BXN[3:4] are used in the (O)TMB logic. ALCT_BXN[2:1] are not used. This proposal

reallocates these two bits for high multiplicity triggers targeting physics searches for exotic

¹⁷² muon-like signatures in Run-3, BXN[2:1] \rightarrow ALCT_HMT[1:0]. The resulting trigger data format

is shown in Tab. 1.

Table 1: ALCT to (O)TMB trigger data format, multiplexed at 80 MHz. Bits that remain the same in Run-2 and Run-3 are shown in black. Bits that change in Run-3 are shown in blue.

Bit	Frame 0	Frame 1	
	Run-2 Run-3	Run-2 Run-3	
0	ALCT0_Valid	ALCT1_Valid	
1	ALCT0_AccelMuon	ALCT1_AccelMuon	
2	ALCT0_QUAL[0]	ALCT1_QUAL[0]	
3	ALCT0_QUAL[1]	ALCT1_QUAL[1]	
4	ALCT0_WG[0]	ALCT1_WG[0]	
5	ALCT0_WG[1]	ALCT1_WG[1]	
6	ALCT0_WG[2]	ALCT1_WG[2]	
7	ALCT0_WG[3]	ALCT1_WG[3]	
-8	ALCT0_WG[4]	ALCT1_WG[4]	
9	ALCT0_WG[5]	ALCT1_WG[5]	
10	ALCT0_WG[6]	ALCT1_WG[6]	
11	BXN[0]	BXN[3]	
12	BXN[1] ALCT_HMT[0]	BXN[4]	
13	BXN[2] ALCT_HMT[1]	wr_fifo	
14	DAQ_data[0]	DAQ_data[7]	
15	DAQ_data[1]	DAQ_data[8]	
16	DAQ_data[2]	DAQ_data[9]	
17	DAQ_data[3]	DAQ_data[10]	
18	DAQ_data[4]	DAQ_data[11]	
19	DAQ_data[5]	DAQ_data[12]	
20	DAQ_data[6]	DAQ_data[13]	
21	lct_special	first_frame	
22	parity[0]	parity[2]	
23	parity[1]	parity[3]	
24	ddu_special	last_frame	
25	parity[4]	parity[6]	
26	parity[5]	ttc_bc0	
27	active_feb_flag	cfg_done	

174 3.2 CLCT in (O)TMB

The CLCT processor is not a distinct piece of hardware in the CSC trigger. Rather, it is a logic
block in the (O)TMB that produces CLCT trigger primitives from cathode hits (triads). Because
the CLCT object is internal to the (O)TMB, no table similar to 1 can be constructed. For completeness, we mention the relevant data words in a CLCT object.
In Run-3, the CLCT processor will be upgraded to include the comparator-code lookup ta-

ble algorithm (CCLUT) that enhances the CLCT position resolution (by a factor 2-4) and the bending resolution by factor 3 [4]. This improvement will be facilitated by a new 12-bit comparator code CLCT_COMP_CODE[11:0]. Five patterns (0 through 4) will replace the Run-2 patterns (2 through A). However, in the firmware, new signals will be added for the Run-3 pattern (CLCT_PAT_ID[2:0]) to maintain backward-compatibility. New signals will also be added for the 1/4-strip and 1/8-strip bits CLCT_QS, CLCT_ES. Words that remain the same are

187 CLCT_HS[7:0], CLCT_QUAL[2:0], CLCT_VALID and CLCT_BXN[4:0].

188 3.3 (O)TMB to MPC

3.3.1 Inputs for the (O)TMB Correlation Algorithm

The trigger motherboards receive anode trigger data from the ALCT board over copper links (for older TMBs) and optical links (for newer (O)TMBs). Cathode data is sent directly from the (D)CFEBs to the motherboards. CLCT processor units build CLCTs, which are correlated with ALCTs using the timing to form LCTs. ME1/1 OTMBs and ME2/1 OTMBs can also receive GEM pad clusters from the nearby GE1/1 (starting Run-3) and GE2/1 OHs (starting Run-4). The clusters will be used in those chambers to build integrated local trigger primitives, combining GEM and CSC information.

197 3.3.2 Quick Overview of the Trigger Data format

The 64 bits trigger data are sent on the peripheral backplane in two frames of 32 bits each. Each 198 frame contains 2 LCTs. Each LCT is assigned 27 bits: strip position (8+2 bits), wiregroup posi-199 tion (7 bits), quality (3 bits), strip slope (4+1 bits), a valid pattern flag (VPF: 1 bit) and a BC0 (1 200 bit) for trigger synchronization. Technically, the VPF is redundant, as the quality denotes if an 201 LCT is valid. However, to maintain backward compatibility of the firmware, this bit is kept in 202 the trigger data. The remaining ten bits include five bits for the CLCT pattern IDs (plural!), 4 203 bits for high-multiplicity triggering, and 1 bit for the LCT0_BXN[0] (for LCT timing). There are 204 no reserved bits. The interpretation of the bits for high-multiplicity triggering are to be speci-205 fied according to Monte Carlo simulations with long-lived particles decaying in the CSCs. 206 207

²⁰⁸ The original 2005 TMB design and data formats can be found in Ref. [3].

209 3.3.3 Common Redefinitions

Each LCT is reassigned two bits to encode the 1/4 strip and 1/8 strip number obtained with the CCLUT algorithm, i.e

- First LCT 1/4 strip: LCT0_QUAL[3] \rightarrow LCT0_CLCT_QS
- Second LCT 1/4 strip: LCT1_QUAL[3] \rightarrow LCT1_CLCT_QS
- First LCT 1/8 strip: LCT0_SYER \rightarrow LCT0_CLCT_ES
- Second LCT 1/8 strip: LCT1_SYER \rightarrow LCT1_CLCT_ES

The 4-bit CLCT Run-2 pattern ID, LCT0_CLCT_PAT_ID[3:0] and LCT1_CLCT_PAT_ID[3:0], ran

from 2 through A. Valid Run-3 patterns run from 0 through 4. A five bit pattern ID (LCT_CLCT_PAT_ID[4:0]) is sufficient to encode all 25 combinations $0, 4 \times 0, 4$.

- LCT0_CLCT_PAT_ID[0] \rightarrow LCT_CLCT_PAT_ID[0]
- LCT0_CLCT_PAT_ID[1] \rightarrow LCT_CLCT_PAT_ID[1]
- LCT0_CLCT_PAT_ID[2] \rightarrow LCT_CLCT_PAT_ID[2]
- LCT0_CLCT_PAT_ID[3] \rightarrow LCT_CLCT_PAT_ID[3]
- LCT1_CLCT_PAT_ID[0] \rightarrow LCT_CLCT_PAT_ID[4]

The 4-bit CSC ID is transmitted from the MPC to the Muon Track Finder Sector Processor, and it is now reassigned as the CLCT bending/slope value obtained with CCLUT. The sign of the bending (left or right), LCT0_CLCT_LR and LCT1_CLCT_LR, remain the same.

- LCT0_CSC_ID[3:0] \rightarrow LCT0_CLCT_BEND[3:0]
- LCT1_CSC_ID[3:0] \rightarrow LCT1_CLCT_BEND[3:0]

²²⁹ The 4-bit Run-2 quality data is reduced to a 3-bit Run-3 quality data, LCT0_QUAL[2:0] and

- LCT1_QUAL[2:0]. We foresee different definitions for ME1/1 and non-ME1/1 chambers. See 3.3.5
 and 3.3.6.
- ²³² Four bits per CSC are assigned for high-multiplicity triggering on exotic signatures, to count
- 233 ALCT/CLCT trigger primitives and/or to count anode/cathode hits.
- LCT1_BXN[0] \rightarrow HMT[0]
- LCT1_CLCT_PAT_ID[1] \rightarrow HMT[1]
- LCT1_CLCT_PAT_ID[2] \rightarrow HMT[2]
- LCT1_CLCT_PAT_ID[3] \rightarrow HMT[3]
- ²³⁸ The remaining reserved bits are LCT1_BXN[0] and LCT1_BC0.
- ²³⁹ The Run-3 TMB-to-MPC trigger data format is shown in Table 2.

Table 2: (O)TMB to MPC trigger data format, multiplexed at 80 MHz. Bits that remain the same in Run-2 and Run-3 are shown in black. Bits that change meaning in Run-3 are shown in blue.



Specific Redefinition: TMBs which do not have the CCLUT algorithm enabled 3.3.4 240

CCLUT will not be enabled in the ME1/3 and MEX/2 TMBs on day-1 of Run-3. This means that 241 LCTs would be formed with the Run-2 pattern finder as before. The data would be shipped ac-242 cording to the Run-3 data format, with the exception that LCTi_CLCT_BEND[3:0] (i=0,1) would 243 not indicate the Run-3 slope, but the Run-2 pattern. LCT_CLCT_PAT_ID[4:0], which would 244 normally encode the Run-3 pattern, would be empty. For TMBs, the 1/4-strip and 1/8-strip 245 bits would be empty. They would be derived in the EMTF using the Run-2 pattern numbers 246 for LCTs. This ensures that CSC primitives all have the same position resolution - albeit from 247 different origin. 248

249

For OTMBs in MEX/1 with CCLUT enabled, the EMTF would have to convert the 1-bit bend 250 and 4-bit slope into the 4-bit Run-2 pattern number, so that all CSC LCTs at the EMTF have a 251 4-bit Run-2 pattern number (again albeit from different origin) for the track building and pT 252

assignment. The 1/4-strip and 1/8-strip bits will be obtained from the MPC data stream. 253

3.3.5 Specific Redefinition: ME1/1 Quality 254

The quality indicates the presence of GEMs and the source of the bending angle. 255

LCT Type	ALCT Wire group	CLCT Strip	Bending	Quality
	Source	Source	Source	Value
ALCT+CLCT+2GEM	ALCT WG	CLCT strip	GEM-CSC	7
ALCT+CLCT+2GEM	ALCT WG	CLCT strip	CSC-only	6
ALCT+CLCT+1GEM	ALCT WG	CLCT strip	GEM-CSC	5
ALCT+CLCT+1GEM	ALCT WG	CLCT strip	CSC-only	4
ALCT+CLCT	ALCT WG	CLCT strip	CSC-only	3
CLCT+2GEM	GEM roll	CLCT strip	GEM-CSC	2
ALCT+2GEM	ALCT WG	GEM pad	GEM-only	1
Invalid	$\sqrt{4}$	_	-	0

Table 3: Preliminary ME1/1 LCT 3-bit quality data word definition

3.3.6 Specific Redefinition: non-ME1/1 Quality 256

Only two of the three bits are used. The quality indicates the number of layers hit (\leq 3, 4, 5, 6); 257

LCT Туре	Quality value
High quality (6 layers)	3
Medium quality (5 layers)	2
Low quality (4 layers)	1
Invalid (\leq 3 layers)	0

3.3 (O)TMB to MPC

258 3.3.7 Map of 4+1 bit Run-3 Bending onto 4-bit Run-2 Pattern

Table 5: LCT0_CLCT_LR bit abbreviated to "LR". "Run-3 bending" refers to LCT1_CLCT_BEND[3:0], while "Run-2 pattern" refers to LCT1_CLCT_PAT_ID[3:0].

LR	Run-3 bending	Run-2 pattern	LR	Run-3 bending	Run-2 pattern
0	0	10	1	0	10
0	1	10	1	1	10
0	2	10	1	2	10
0	3	8	1	3	9
0	4	8	1	4	9
0	5	8	1	5	9
0	6	6	1	6	7
0	7	6	1	7	7
0	8	6	1	8	7
0	9	4	1	9	5
0	10	4	1	10	5
0	11	4	1	11	5
0	12	2	1	12	3
0	13	2	1	13	3
0	14	2	1	14	3
0	15	2	1	15	3

259 3.3.8 Pattern ID Lookup

Table 6: Map of the 5-bit pattern ID onto two {0,4} pattern IDs. Note, when LCT1_VPF is 0 (invalid), the pattern ID of LCT0 is 0b00000 through 0b00100.

Pattorn ID	$(\mathbf{D} (\mathbf{d} \mathbf{D} (\mathbf{a}))$	D ID	
I attern ID	{Pat1, Pat0}	Pattern ID	{ Pat1, Pat0 }
0b00000	{-,0}	0b10000	{2,1}
0b00001	{-,1}	0b10001	{2,2}
0b00010	{-,2}	0b10010	{2,3}
0b00011	{-,3}	0b10011	{2,4}
0b00100	{-,4}	0b10100	{3,0}
0b00101	{0,0}	0b10101	{3,1}
0b00110	{0,1}	0b10110	{3,2}
0b00111	{0,2}	0b10111	{3,3}
0b01000	{0,3}	0b11000	{3,4}
0b01001	{0,4}	0b11001	{4,0}
0b01010	{1,0}	0b11010	{4,1}
0b01011	{1,1}	0b11011	{4,2}
0b01100	{1,2}	0b11100	{4,3}
0b01101	{1,3}	0b11101	{4,4}
0b01110	{1,4}	0b11110	RESERVED
0b01111	{2,0}	0b11111	RESERVED
	0b00000 0b00011 0b00010 0b00011 0b00100 0b00101 0b00110 0b01000 0b01001 0b01010 0b01011 0b01100 0b01101 0b01110 0b01111	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

260 3.4 MPC to Muon Track Finder Sector Processor

Trigger data from 9 motherboards are sent from the MPC to the OMTF/EMTF onto 8 links with 261 80 bits per link per BX [5]. They are split in two frames, carrying 40 bits per frame per BX. Each 262 frame has 38 bits for (O)TMB data and 2 bits for frame alignment. For each (O)TMB, all 64 bits 263 are sent from the MPC to the EMTF using the 38b40b protocol, which is similar to the 64b66b 264 protocol. A total bandwidth of 76 bits per link per BX is available after encoding, which is more 265 sufficient to send 64 bits per link per BX. The 11 unused bits in Run-2 TMB to MPC tranmission 266 are repurposed and passed to OMTF/EMTF. There are three spare bits per link per BX, which 267 will be used for error detection in each BX. The MPC to EMTF data format, multiplexed at 80 268 MHz, is shown in tables 7-14. The GTPs represent 8 gigabit transmitters (GTP) in the MPC 269 FPGA, all running at 3.2 Gb/s. 270

Table 7: GTP1 (MGTTX0_101) Bits that remain the same in Run-2 and Run-3 are shown in black. Bits that change meaning in Run-3 are shown in blue.

Bit	Frame 0	Fran	ne 1
	Run-2 Run-3	Run-2	Run-3
0	TMB2_LCT0_CLCT_HS[0]	TMB2_LCT1_	CLCT_HS[0]
1	TMB2_LCT0_CLCT_HS[1]	TMB2_LCT1_	CLCT_HS[1]
2	TMB2_LCT0_CLCT_HS[2]	TMB2_LCT1_	CLCT_HS[2]
3	TMB2_LCT0_CLCT_HS[3]	TMB2_LCT1_	CLCT_HS[3]
4	TMB2_LCT0_CLCT_HS[4]	TMB2_LCT1_	CLCT_HS[4]
5	TMB2_LCT0_CLCT_HS[5]	TMB2_LCT1_	CLCT_HS[5]
6	TMB2_LCT0_CLCT_HS[6]	TMB2_LCT1_	CLCT_HS[6]
7	TMB2_LCT0_CLCT_HS[7]	TMB2_LCT1_	CLCT_HS[7]
8	TMB2_LCT0_ALCT_WG[0]	TMB2_LCT1_A	ALCT_WG[0]
9	TMB2_LCT0_ALCT_WG[1]	TMB2_LCT1_	ALCT_WG[1]
10	TMB2_LCT0_ALCT_WG[2]	TMB2_LCT1_	ALCT_WG[2]
11	TMB2_LCT0_ALCT_WG[3]	TMB2_LCT1_	ALCT_WG[3]
12	TMB2_LCT0_ALCT_WG[4]	TMB2_LCT1_A	ALCT_WG[4]
13	TMB2_LCT0_ALCT_WG[5]	TMB2_LCT1_	ALCT_WG[5]
14	TMB2_LCT0_ALCT_WG[6]	TMB2_LCT1_A	ALCT_WG[6]
15	TMB2_LCT0_QUAL[0]	TMB2_LCT	1_QUAL[0]
16	TMB2_LCT0_QUAL[1]	TMB2_LCT	1_QUAL[1]
17	TMB2_LCT0_QUAL[2]	TMB2_LCT	1_QUAL[2]
18	TMB2_LCT0_QUAL[3] TMB2_LCT0_CLCT_QS	TMB2_LCT1_QUAL[3]	TMB2_LCT1_CLCT_QS
19	TMB2_LCT0_CLCT_PAT_ID[0] TMB2_LCT_CLCT_PAT_ID[0]	TMB2_LCT1_CLCT_PAT_ID[0]	TMB2_LCT_CLCT_PAT_ID[4]
20	TMB2_LCT0_CLCT_PAT_ID[1] TMB2_LCT_CLCT_PAT_ID[1]	TMB2_LCT1_CLCT_PAT_ID[1]	TMB2_HMT[1]
21	TMB2_LCT0_CLCT_PAT_ID[2] TMB2_LCT_CLCT_PAT_ID[2]	TMB2_LCT1_CLCT_PAT_ID[2]	TMB2_HMT[2]
22	TMB2_LCT0_CLCT_PAT_ID[3] TMB2_LCT_CLCT_PAT_ID[3]	TMB2_LCT1_CLCT_PAT_ID[3]	TMB2_HMT[3]
23	TMB2_LCT0_LR	TMB2_L	CT1_LR
24	TMB2_LCT0_VPF	TMB2_LC	CT1_VPF
25	TMB2_LCT0_BC0	TMB2_LC	CT1_BC0
26	TMB2_LCT0_BXN[0]	TMB2_LCT1_BXN[0]	TMB2_HMT[0]
27	TMB2_LCT0_SYER TMB2_LCT0_CLCT_ES	TMB2_LCT1_SYER	TMB2_LCT1_CLCT_ES
28	TMB2_LCT0_CSC_ID[0] TMB2_LCT0_CLCT_BEND[0]	TMB2_LCT1_CSC_ID[0]	TMB2_LCT1_CLCT_BEND[0]
29	TMB2_LCT0_CSC_ID[1] TMB2_LCT0_CLCT_BEND[1]	TMB2_LCT1_CSC_ID[1]	TMB2_LCT1_CLCT_BEND[1]
30	TMB2_LCT0_CSC_ID[2] TMB2_LCT0_CLCT_BEND[2]	TMB2_LCT1_CSC_ID[2]	TMB2_LCT1_CLCT_BEND[2]
31	TMB2_LCT0_CSC_ID[3] TMB2_LCT0_CLCT_BEND[3]	TMB2_LCT1_CSC_ID[3]	TMB2_LCT1_CLCT_BEND[3]
32	TMB1_LCT0_CLCT_HS[0]	TMB1_LCT0_	CLCT_HS[4]
33	TMB1_LCT0_CLCT_HS[1]	TMB1_LCT0_	CLCT_HS[5]
34	TMB1_LCT0_CLCT_HS[2]	TMB1_LCT0_	CLCT_HS[6]
35	TMB1_LCT0_CLCT_HS[3]	TMB1_LCT0_	CLCT_HS[7]
36	TMB1_LCT0_VPF	TMB1_LC	CT0_BC0
37	CRC[0]	CRC	2[1]

Table 8: GTP2 (MGTTX1_101) Bits that remain the same in Run-2 and Run-3 are shown in black. Bits that change meaning in Run-3 are shown in blue.

Bit	Fram	ne 0	Fran	ne 1
	Run-2	Run-3	Run-2	Run-3
0	TMB3_LCT0_	CLCT_HS[0]	TMB3_LCT1_	CLCT_HS[0]
1	TMB3_LCT0_	CLCT_HS[1]	TMB3_LCT1_	CLCT_HS[1]
2	TMB3_LCT0_	CLCT_HS[2]	TMB3_LCT1_	CLCT_HS[2]
3	TMB3_LCT0_	CLCT_HS[3]	TMB3_LCT1_	CLCT_HS[3]
4	TMB3_LCT0_	CLCT_HS[4]	TMB3_LCT1_	CLCT_HS[4]
5	TMB3_LCT0_	CLCT_HS[5]	TMB3_LCT1_	CLCT_HS[5]
6	TMB3_LCT0_	CLCT_HS[6]	TMB3_LCT1_	CLCT_HS[6]
7	TMB3_LCT0_	CLCT_HS[7]	TMB3_LCT1_	CLCT_HS[7]
8	TMB3_LCT0_A	ALCT_WG[0]	TMB3_LCT1_	ALCT_WG[0]
9	TMB3_LCT0_A	ALCT_WG[1]	TMB3_LCT1_A	ALCT_WG[1]
10	TMB3_LCT0_A	ALCT_WG[2]	TMB3_LCT1_	ALCT_WG[2]
11	TMB3_LCT0_A	ALCT_WG[3]	TMB3_LCT1_	ALCT_WG[3]
12	TMB3_LCT0_A	ALCT_WG[4]	TMB3_LCT1_	ALCT_WG[4]
13	TMB3_LCT0_A	ALCT_WG[5]	TMB3_LCT1_A	ALCT_WG[5]
14	TMB3_LCT0_A	ALCT_WG[6]	TMB3_LCT1_	ALCT_WG[6]
15	TMB3_LCT(J_QUAL[0]	TMB3_LCT	LQUAL[0]
16	TMB3_LCT(J_QUAL[1]	TMB3_LCT	LQUAL[1]
17	TMB3_LCT(_QUAL[2]	TMB3_LCT	L_QUAL[2]
18	TMB3_LCT0_QUAL[3]	TMB3_LCT0_CLCT_QS	TMB3_LCT1_QUAL[3]	TMB3_LCT1_CLCT_QS
19	TMB3_LCT0_CLCT_PAT_ID[0]	TMB3_LCT_CLCT_PAT_ID[0]	TMB3_LCT1_CLCT_PAT_ID[0]	TMB3_LCT_CLCT_PAT_ID[4]
20	TMB3_LCT0_CLCT_PAT_ID[1]	TMB3_LCT_CLCT_PAT_ID[1]	TMB3_LCT1_CLCT_PAT_ID[1]	TMB3_HMT[1]
21	TMB3_LCT0_CLCT_PAT_ID[2]	TMB3_LCT_CLCT_PAT_ID[2]	TMB3_LCT1_CLCT_PAT_ID[2]	TMB3_HMT[2]
22	TMB3_LCT0_CLCT_PAT_ID[3]	TMB3_LCT_CLCT_PAT_ID[3]	TMB3_LCT1_CLCT_PAT_ID[3]	TMB3_HMT[3]
23	TMB3_L	CT0_LR	TMB3_L	CT1_LR
24	TMB3_LC	CT0_VPF	TMB3_LC	CT1_VPF
25	TMB3_LC	CT0_BC0	TMB3_LC	CT1_BC0
26	TMB3_LCT	T0_BXN[0]	TMB3_LCT1_BXN[0]	TMB3_HMT[0]
27	TMB3_LCT0_SYER	TMB3_LCT0_CLCT_ES	TMB3_LCT1_SYER	TMB3_LCT1_CLCT_ES
28	TMB3_LCT0_CSC_ID[0]	TMB3_LCT0_CLCT_BEND[0]	TMB3_LCT1_CSC_ID[0]	TMB3_LCT1_CLCT_BEND[0]
29	TMB3_LCT0_CSC_ID[1]	TMB3_LCT0_CLCT_BEND[1]	TMB3_LCT1_CSC_ID[1]	TMB3_LCT1_CLCT_BEND[1]
30	TMB3_LCT0_CSC_ID[2]	TMB3_LCT0_CLCT_BEND[2]	TMB3_LCT1_CSC_ID[2]	TMB3_LCT1_CLCT_BEND[2]
31	TMB3_LCT0_CSC_ID[3]	TMB3_LCT0_CLCT_BEND[3]	TMB3_LCT1_CSC_ID[3]	TMB3_LCT1_CLCT_BEND[3]
32	TMB1_LCT0_A	ALCT_WG[0]	TMB1_LCT0_A	ALCT_WG[4]
33	TMB1_LCT0_A	ALCT_WG[1]	TMB1_LCT0_A	ALCT_WG[5]
34	TMB1_LCT0_A	ALCT_WG[2]	TMB1_LCT0_A	ALCT_WG[6]
35	TMB1_LCT0_A	ALCT_WG[3]	TMB1_LCT()_CLCT_LR
36	TMB1_LC	CT0_VPF	TMB1_LC	CT0_BC0
37	CRC	2[0]	CRC	2[1]

Table 9: GTP3 (MGTTX0_123) Bits that remain the same in Run-2 and Run-3 are shown in black. Bits that change meaning in Run-3 are shown in blue.

Bit	Fran	ne 0	Fran	ne 1
	Run-2	Run-3	Run-2	Run-3
0	TMB4_LCT0_	CLCT_HS[0]	TMB4_LCT1_	CLCT_HS[0]
1	TMB4_LCT0_	CLCT_HS[1]	TMB4_LCT1_	CLCT_HS[1]
2	TMB4_LCT0_	CLCT_HS[2]	TMB4_LCT1_	CLCT_HS[2]
3	TMB4_LCT0_	CLCT_HS[3]	TMB4_LCT1_	CLCT_HS[3]
4	TMB4_LCT0_	CLCT_HS[4]	TMB4_LCT1_	CLCT_HS[4]
5	TMB4_LCT0_	CLCT_HS[5]	TMB4_LCT1_	CLCT_HS[5]
6	TMB4_LCT0_	CLCT_HS[6]	TMB4_LCT1_	CLCT_HS[6]
7	TMB4_LCT0_	CLCT_HS[7]	TMB4_LCT1	CLCT_HS[7]
8	TMB4_LCT0_A	ALCT_WG[0]	TMB4_LCT1_A	ALCT_WG[0]
9	TMB4_LCT0_A	ALCT_WG[1]	TMB4_LCT1_	ALCT_WG[1]
10	TMB4_LCT0_A	ALCT_WG[2]	TMB4_LCT1_	ALCT_WG[2]
11	TMB4_LCT0_A	ALCT_WG[3]	TMB4_LCT1_	ALCT_WG[3]
12	TMB4_LCT0_A	ALCT_WG[4]	TMB4_LCT1_	ALCT_WG[4]
13	TMB4_LCT0_A	ALCT_WG[5]	TMB4_LCT1_	ALCT_WG[5]
14	TMB4_LCT0_A	ALCT_WG[6]	TMB4_LCT1_	ALCT_WG[6]
15	TMB4_LCT(_QUAL[0]	TMB4_LCT	LQUAL[0]
16	TMB4_LCT(_QUAL[1]	TMB4_LCT	I_QUAL[1]
17	TMB4_LCT(_QUAL[2]	TMB4_LCT	I_QUAL[2]
18	TMB4_LCT0_QUAL[3]	TMB4_LCT0_CLCT_QS	TMB4_LCT1_QUAL[3]	TMB4_LCT1_CLCT_QS
19	TMB4_LCT0_CLCT_PAT_ID[0]	TMB4_LCT_CLCT_PAT_ID[0]	TMB4_LCT1_CLCT_PAT_ID[0]	TMB4_LCT_CLCT_PAT_ID[4]
20	TMB4_LCT0_CLCT_PAT_ID[1]	TMB4_LCT_CLCT_PAT_ID[1]	TMB4_LCT1_CLCT_PAT_ID[1]	TMB4_HMT[1]
21	TMB4_LCT0_CLCT_PAT_ID[2]	TMB4_LCT_CLCT_PAT_ID[2]	TMB4_LCT1_CLCT_PAT_ID[2]	TMB4_HMT[2]
22	TMB4_LCT0_CLCT_PAT_ID[3]	TMB4_LCT_CLCT_PAT_ID[3]	TMB4_LCT1_CLCT_PAT_ID[3]	TMB4_HMT[3]
23	TMB4_L0	CT0_LR	TMB4_L	CT1_LR
24	TMB4_LC	CT0_VPF	TMB4_LC	CT1_VPF
25	TMB4_LC	CT0_BC0	TMB4_LC	CT1_BC0
26	TMB4_LCT	0_BXN[0]	TMB4_LCT1_BXN[0]	TMB4_HMT[0]
27	TMB4_LCT0_SYER	TMB4_LCT0_CLCT_ES	TMB4_LCT1_SYER	TMB4_LCT1_CLCT_ES
28	TMB4_LCT0_CSC_ID[0]	TMB4_LCT0_CLCT_BEND[0]	TMB4_LCT1_CSC_ID[0]	TMB4_LCT1_CLCT_BEND[0]
29	TMB4_LCT0_CSC_ID[1]	TMB4_LCT0_CLCT_BEND[1]	TMB4_LCT1_CSC_ID[1]	TMB4_LCT1_CLCT_BEND[1]
30	TMB4_LCT0_CSC_ID[2]	TMB4_LCT0_CLCT_BEND[2]	TMB4_LCT1_CSC_ID[2]	TMB4_LCT1_CLCT_BEND[2]
31	TMB4_LCT0_CSC_ID[3]	TMB4_LCT0_CLCT_BEND[3]	TMB4_LCT1_CSC_ID[3]	TMB4_LCT1_CLCT_BEND[3]
32	TMB1_LCT(_QUAL[0]	TMB1_LCT0_PAT_ID[0]	TMB1_LCT_PAT_ID[0]
33	TMB1_LCT0	_QUAL[1]	TMB1_LCT0_PAT_ID[1]	TMB1_LCT_PAT_ID[1]
34	TMB1_LCT(_QUAL[2]	TMB1_LCT0_PAT_ID[2]	TMB1_LCT_PAT_ID[2]
35	TMB1_LCT0_QUAL[3]	TMB1_LCT0_CLCT_QS	TMB1_LCT0_PAT_ID[3]	TMB1_LCT_PAT_ID[3]
36	TMB1_LC	CT0_VPF	TMB1_LC	CT0_BC0
37	CRC	2[0]	CRC	2[1]

Table 10: GTP4 (MGTTX1_123) Bits that remain the same in Run-2 and Run-3 are shown in black. Bits that change meaning in Run-3 are shown in blue.

	0	U			
Bit	Frame 0		Frame 1		
	Run-2	Run-3	Run-2	Run-3	
0	TMB5_LCT0_	CLCT_HS[0]	TMB5_LCT1_	CLCT_HS[0]	
1	TMB5_LCT0_	CLCT_HS[1]	TMB5_LCT1_	CLCT_HS[1]	
2	TMB5_LCT0_	CLCT_HS[2]	TMB5_LCT1_	CLCT_HS[2]	
3	TMB5_LCT0_	CLCT_HS[3]	TMB5_LCT1_	CLCT_HS[3]	
4	TMB5_LCT0_	CLCT_HS[4]	TMB5_LCT1_	CLCT_HS[4]	
5	TMB5_LCT0_	CLCT_HS[5]	TMB5_LCT1_	CLCT_HS[5]	
6	TMB5_LCT0_	CLCT_HS[6]	TMB5_LCT1_	CLCT_HS[6]	
7	TMB5_LCT0_	CLCT_HS[7]	TMB5_LCT1	CLCT_HS[7]	
8	TMB5_LCT0_4	ALCT_WG[0]	TMB5_LCT1_	ALCT_WG[0]	
9	TMB5_LCT0_4	ALCT_WG[1]	TMB5_LCT1_	ALCT_WG[1]	
10	TMB5_LCT0_4	ALCT_WG[2]	TMB5_LCT1_	ALCT_WG[2]	
11	TMB5_LCT0_4	ALCT_WG[3]	TMB5_LCT1_A	ALCT_WG[3]	
12	TMB5_LCT0_4	ALCT_WG[4]	TMB5_LCT1_	ALCT_WG[4]	
13	TMB5_LCT0_4	ALCT_WG[5]	TMB5_LCT1_	ALCT_WG[5]	
14	TMB5_LCT0_4	ALCT_WG[6]	TMB5_LCT1_ALCT_WG[6]		
15	TMB5_LCT(D_QUAL[0]	TMB5_LCT1_QUAL[0]		
16	TMB5_LCT(D_QUAL[1]	TMB5_LCT	L_QUAL[1]	
17	TMB5_LCT(D_QUAL[2]	TMB5_LCT	L_QUAL[2]	
18	TMB5_LCT0_QUAL[3]	TMB5_LCT0_CLCT_QS	TMB5_LCT1_QUAL[3]	TMB5_LCT1_CLCT_QS	
19	TMB5_LCT0_CLCT_PAT_ID[0]	TMB5_LCT_CLCT_PAT_ID[0]	TMB5_LCT1_CLCT_PAT_ID[0]	TMB5_LCT_CLCT_PAT_ID[4]	
20	TMB5_LCT0_CLCT_PAT_ID[1]	TMB5_LCT_CLCT_PAT_ID[1]	TMB5_LCT1_CLCT_PAT_ID[1]	TMB5_HMT[1]	
21	TMB5_LCT0_CLCT_PAT_ID[2]	TMB5_LCT_CLCT_PAT_ID[2]	TMB5_LCT1_CLCT_PAT_ID[2]	TMB5_HMT[2]	
22	TMB5_LCT0_CLCT_PAT_ID[3]	TMB5_LCT_CLCT_PAT_ID[3]	TMB5_LCT1_CLCT_PAT_ID[3]	TMB5_HMT[3]	
23	TMB5_L	TMB5_LCT0_LR TMB5_LCT1_LR		CT1_LR	
24	TMB5_LC	CT0_VPF	TMB5_LC	CT1_VPF	
25	TMB5_LC	TO_BC0	TMB5_LC	CT1_BC0	
26	TMB5_LCT	T0_BXN[0]	TMB5_LCT1_BXN[0]	TMB5_HMT[0]	
27	TMB5_LCT0_SYER	TMB5_LCT0_CLCT_ES	TMB5_LCT1_SYER	TMB5_LCT1_CLCT_ES	
28	TMB5_LCT0_CSC_ID[0]	TMB5_LCT0_CLCT_BEND[0]	TMB5_LCT1_CSC_ID[0]	TMB5_LCT1_CLCT_BEND[0]	
29	TMB5_LCT0_CSC_ID[1]	TMB5_LCT0_CLCT_BEND[1]	TMB5_LCT1_CSC_ID[1]	TMB5_LCT1_CLCT_BEND[1]	
30	TMB5_LCT0_CSC_ID[2]	TMB5_LCT0_CLCT_BEND[2]	TMB5_LCT1_CSC_ID[2]	TMB5_LCT1_CLCT_BEND[2]	
31	TMB5_LCT0_CSC_ID[3]	TMB5_LCT0_CLCT_BEND[3]	TMB5_LCT1_CSC_ID[3]	TMB5_LCT1_CLCT_BEND[3]	
32	TMB1_LCT0_CSC_ID[0]	TMB1_LCT0_CLCT_BEND[0]	RESEI	RVED	
33	TMB1_LCT0_CSC_ID[1]	TMB1_LCT0_CLCT_BEND[1]	RESEI	RVED	
34	TMB1_LCT0_CSC_ID[2]	TMB1_LCT0_CLCT_BEND[2]	TMB1_LC7	[0_BXN[0]	
35	TMB1_LCT0_CSC_ID[3]	TMB1_LCT0_CLCT_BEND[3]	TMB1_LCT0_SYER	TMB1_LCT0_CLCT_ES	
36	TMB1_LC	CT0_VPF	TMB1_LC	CT0_BC0	
37	CRC	C[0]	CRC	C[1]	

Table 11: GTP5 (MGTTX0_267) Bits that remain the same in Run-2 and Run-3 are shown in black. Bits that change meaning in Run-3 are shown in blue.

Bit	Fram	ne 0	Frame 1		
	Run-2	Run-3	Run-2	Run-3	
0	TMB6_LCT0_	CLCT_HS[0]	TMB6_LCT1_	CLCT_HS[0]	
1	TMB6_LCT0_	CLCT_HS[1]	TMB6_LCT1_	CLCT_HS[1]	
2	TMB6_LCT0_	CLCT_HS[2]	TMB6_LCT1_	CLCT_HS[2]	
3	TMB6_LCT0_	CLCT_HS[3]	TMB6_LCT1_	CLCT_HS[3]	
4	TMB6_LCT0_	CLCT_HS[4]	TMB6_LCT1_	CLCT_HS[4]	
5	TMB6_LCT0_	CLCT_HS[5]	TMB6_LCT1_	CLCT_HS[5]	
6	TMB6_LCT0_	CLCT_HS[6]	TMB6_LCT1_	CLCT_HS[6]	
7	TMB6_LCT0_	CLCT_HS[7]	TMB6_LCT1_	CLCT_HS[7]	
8	TMB6_LCT0_A	ALCT_WG[0]	TMB6_LCT1_	ALCT_WG[0]	
9	TMB6_LCT0_A	ALCT_WG[1]	TMB6_LCT1_	ALCT_WG[1]	
10	TMB6_LCT0_A	ALCT_WG[2]	TMB6_LCT1_	ALCT_WG[2]	
11	TMB6_LCT0_A	ALCT_WG[3]	TMB6_LCT1_	ALCT_WG[3]	
12	TMB6_LCT0_A	ALCT_WG[4]	TMB6_LCT1_	ALCT_WG[4]	
13	TMB6_LCT0_A	ALCT_WG[5]	TMB6_LCT1_	ALCT_WG[5]	
14	TMB6_LCT0_A	ALCT_WG[6]	TMB6_LCT1_ALCT_WG[6]		
15	TMB6_LCT(_QUAL[0]	TMB6_LCT	1_QUAL[0]	
16	TMB6_LCT(LQUAL[1]	TMB6_LCT	1_QUAL[1]	
17	TMB6_LCT(_QUAL[2]	TMB6_LCT	1_QUAL[2]	
18	TMB6_LCT0_QUAL[3]	TMB6_LCT0_CLCT_QS	TMB6_LCT1_QUAL[3]	TMB6_LCT1_CLCT_QS	
19	TMB6_LCT0_CLCT_PAT_ID[0]	TMB6_LCT_CLCT_PAT_ID[0]	TMB6_LCT1_CLCT_PAT_ID[0]	TMB6_LCT_CLCT_PAT_ID[4]	
20	TMB6_LCT0_CLCT_PAT_ID[1]	TMB6_LCT_CLCT_PAT_ID[1]	TMB6_LCT1_CLCT_PAT_ID[1]	TMB6_HMT[1]	
21	TMB6_LCT0_CLCT_PAT_ID[2]	TMB6_LCT_CLCT_PAT_ID[2]	TMB6_LCT1_CLCT_PAT_ID[2]	TMB6_HMT[2]	
22	TMB6_LCT0_CLCT_PAT_ID[3]	TMB6_LCT_CLCT_PAT_ID[3]	TMB6_LCT1_CLCT_PAT_ID[3]	TMB6_HMT[3]	
23	TMB6_L0	CT0_LR	TMB6_LCT1_LR		
24	TMB6_LC	CT0_VPF	TMB6_LC	CT1_VPF	
25	TMB6_LC	CT0_BC0	TMB6_LC	CT1_BC0	
26	TMB6_LCT	0_BXN[0]	TMB6_LCT1_BXN[0]	TMB6_HMT[0]	
27	TMB6_LCT0_SYER	TMB6_LCT0_CLCT_ES	TMB6_LCT1_SYER	TMB6_LCT1_CLCT_ES	
28	TMB6_LCT0_CSC_ID[0]	TMB6_LCT0_CLCT_BEND[0]	TMB6_LCT1_CSC_ID[0]	TMB6_LCT1_CLCT_BEND[0]	
29	TMB6_LCT0_CSC_ID[1]	TMB6_LCT0_CLCT_BEND[1]	TMB6_LCT1_CSC_ID[1]	TMB6_LCT1_CLCT_BEND[1]	
30	TMB6_LCT0_CSC_ID[2]	TMB6_LCT0_CLCT_BEND[2]	TMB6_LCT1_CSC_ID[2]	TMB6_LCT1_CLCT_BEND[2]	
31	TMB6_LCT0_CSC_ID[3]	TMB6_LCT0_CLCT_BEND[3]	TMB6_LCT1_CSC_ID[3]	TMB6_LCT1_CLCT_BEND[3]	
32	TMB1_LCT1_	CLCT_HS[0]	TMB1_LCT1_CLCT_HS[4]		
33	TMB1_LCT1_	CLCT_HS[1]	TMB1_LCT1_	CLCT_HS[5]	
34	TMB1_LCT1_	CLCT_HS[2]	TMB1_LCT1_CLCT_HS[6]		
35	TMB1_LCT1_	CLCT_HS[3]	TMB1_LCT1_CLCT_HS[7]		
36	TMB1_LC	CT1_VPF	TMB1_LC	LT1_BC0	
37	CRC	7 CRC[0]		CRC[1]	

Table 12: GTP6 (MGTTX1_267) Bits that remain the same in Run-2 and Run-3 are shown in black. Bits that change meaning in Run-3 are shown in blue.

Bit	Bit Frame 0		Frame 1		
	Run-2	Run-3	Run-2 Run-3		
0	TMB7_LCT0_	CLCT_HS[0]	TMB7_LCT1_	CLCT_HS[0]	
1	TMB7_LCT0_	CLCT_HS[1]	TMB7_LCT1_	CLCT_HS[1]	
2	TMB7_LCT0_	CLCT_HS[2]	TMB7_LCT1_	CLCT_HS[2]	
3	TMB7_LCT0_	CLCT_HS[3]	TMB7_LCT1_	CLCT_HS[3]	
4	TMB7_LCT0_	CLCT_HS[4]	TMB7_LCT1_	CLCT_HS[4]	
5	TMB7_LCT0_	CLCT_HS[5]	TMB7_LCT1_	CLCT_HS[5]	
6	TMB7_LCT0_	CLCT_HS[6]	TMB7_LCT1_	CLCT_HS[6]	
7	TMB7_LCT0_	CLCT_HS[7]	TMB7_LCT1_	CLCT_HS[7]	
8	TMB7_LCT0_A	ALCT_WG[0]	TMB7_LCT1_	ALCT_WG[0]	
9	TMB7_LCT0_A	ALCT_WG[1]	TMB7_LCT1_	ALCT_WG[1]	
10	TMB7_LCT0_A	ALCT_WG[2]	TMB7_LCT1_	ALCT_WG[2]	
11	TMB7_LCT0_A	ALCT_WG[3]	TMB7_LCT1_	ALCT_WG[3]	
12	TMB7_LCT0_A	ALCT_WG[4]	TMB7_LCT1_	ALCT_WG[4]	
13	TMB7_LCT0_A	ALCT_WG[5]	TMB7_LCT1_	ALCT_WG[5]	
14	TMB7_LCT0_A	ALCT_WG[6]	TMB7_LCT1_ALCT_WG[6]		
15	TMB7_LCT(_QUAL[0]	TMB7_LCT1_QUAL[0]		
16	TMB7_LCT(_QUAL[1]	TMB7_LCT	I_QUAL[1]	
17	TMB7_LCT(_QUAL[2]	TMB7_LCT	L_QUAL[2]	
18	TMB7_LCT0_QUAL[3]	TMB7_LCT0_CLCT_QS	TMB7_LCT1_QUAL[3]	TMB7_LCT1_CLCT_QS	
19	TMB7_LCT0_CLCT_PAT_ID[0]	TMB7_LCT_CLCT_PAT_ID[0]	TMB7_LCT1_CLCT_PAT_ID[0]	TMB7_LCT_CLCT_PAT_ID[4]	
20	TMB7_LCT0_CLCT_PAT_ID[1]	TMB7_LCT_CLCT_PAT_ID[1]	TMB7_LCT1_CLCT_PAT_ID[1]	TMB7_HMT[1]	
21	TMB7_LCT0_CLCT_PAT_ID[2]	TMB7_LCT_CLCT_PAT_ID[2]	TMB7_LCT1_CLCT_PAT_ID[2]	TMB7_HMT[2]	
22	TMB7_LCT0_CLCT_PAT_ID[3]	TMB7_LCT_CLCT_PAT_ID[3]	TMB7_LCT1_CLCT_PAT_ID[3]	TMB7_HMT[3]	
23	TMB7_L0	CT0_LR	TMB7_L	CT1_LR	
24	TMB7_LC	CT0_VPF	TMB7_LC	CT1_VPF	
25	TMB7_LC	CT0_BC0	TMB7_LC	CT1_BC0	
26	TMB7_LCT	0_BXN[0]	TMB7_LCT1_BXN[0]	TMB7_HMT[0]	
27	TMB7_LCT0_SYER	TMB7_LCT0_CLCT_ES	TMB7_LCT1_SYER	TMB7_LCT1_CLCT_ES	
28	TMB7_LCT0_CSC_ID[0]	TMB7_LCT0_CLCT_BEND[0]	TMB7_LCT1_CSC_ID[0]	TMB7_LCT1_CLCT_BEND[0]	
29	TMB7_LCT0_CSC_ID[1]	TMB7_LCT0_CLCT_BEND[1]	TMB7_LCT1_CSC_ID[1]	TMB7_LCT1_CLCT_BEND[1]	
30	TMB7_LCT0_CSC_ID[2]	TMB7_LCT0_CLCT_BEND[2]	TMB7_LCT1_CSC_ID[2]	TMB7_LCT1_CLCT_BEND[2]	
31	TMB7_LCT0_CSC_ID[3]	TMB7_LCT0_CLCT_BEND[3]	TMB7_LCT1_CSC_ID[3]	TMB7_LCT1_CLCT_BEND[3]	
32	TMB1_LCT1_A	ALCT_WG[0]	TMB1_LCT1_ALCT_WG[4]		
33	TMB1_LCT1_A	ALCT_WG[1]	TMB1_LCT1_ALCT_WG[5]		
34	TMB1_LCT1_A	ALCT_WG[2]	TMB1_LCT1_ALCT_WG[6]		
35	TMB1_LCT1_A	ALCT_WG[3]	TMB1_LCT1	_CLCT_LR	
36	TMB1_LC	CT1_VPF	TMB1_LCT1_BC0		
37	CRC	2[0]	CRC	2[1]	

Table 13: GTP7 (MGTTX0_245) Bits that remain the same in Run-2 and Run-3 are shown in black. Bits that change meaning in Run-3 are shown in blue.

Bit	Fram	ne 0	Frame 1		
	Run-2	Run-3	Run-2	Run-3	
0	TMB8_LCT0_	CLCT_HS[0]	TMB8_LCT1_	CLCT_HS[0]	
1	TMB8_LCT0_	CLCT_HS[1]	TMB8_LCT1_	CLCT_HS[1]	
2	TMB8_LCT0_	CLCT_HS[2]	TMB8_LCT1_	CLCT_HS[2]	
3	TMB8_LCT0_	CLCT_HS[3]	TMB8_LCT1_	CLCT_HS[3]	
4	TMB8_LCT0_	CLCT_HS[4]	TMB8_LCT1_	CLCT_HS[4]	
5	TMB8_LCT0_	CLCT_HS[5]	TMB8_LCT1_	CLCT_HS[5]	
6	TMB8_LCT0_	CLCT_HS[6]	TMB8_LCT1_	CLCT_HS[6]	
7	TMB8_LCT0_	CLCT_HS[7]	TMB8_LCT1	CLCT_HS[7]	
8	TMB8_LCT0_A	ALCT_WG[0]	TMB8_LCT1_	ALCT_WG[0]	
9	TMB8_LCT0_A	ALCT_WG[1]	TMB8_LCT1_	ALCT_WG[1]	
10	TMB8_LCT0_A	ALCT_WG[2]	TMB8_LCT1_	ALCT_WG[2]	
11	TMB8_LCT0_A	ALCT_WG[3]	TMB8_LCT1_A	ALCT_WG[3]	
12	TMB8_LCT0_A	ALCT_WG[4]	TMB8_LCT1_A	ALCT_WG[4]	
13	TMB8_LCT0_A	ALCT_WG[5]	TMB8_LCT1_A	ALCT_WG[5]	
14	TMB8_LCT0_A	ALCT_WG[6]	TMB8_LCT1_	ALCT_WG[6]	
15	TMB8_LCT(_QUAL[0]	TMB8_LCT1_QUAL[0]		
16	TMB8_LCT(_QUAL[1]	TMB8_LCT	1_QUAL[1]	
17	TMB8_LCT(_QUAL[2]	TMB8_LCT	1_QUAL[2]	
18	TMB8_LCT0_QUAL[3]	TMB8_LCT0_CLCT_QS	TMB8_LCT1_QUAL[3]	TMB8_LCT1_CLCT_QS	
19	TMB8_LCT0_CLCT_PAT_ID[0]	TMB8_LCT_CLCT_PAT_ID[0]	TMB8_LCT1_CLCT_PAT_ID[0]	TMB8_LCT_CLCT_PAT_ID[4]	
20	TMB8_LCT0_CLCT_PAT_ID[1]	TMB8_LCT_CLCT_PAT_ID[1]	TMB8_LCT1_CLCT_PAT_ID[1]	TMB8_HMT[1]	
21	TMB8_LCT0_CLCT_PAT_ID[2]	TMB8_LCT_CLCT_PAT_ID[2]	TMB8_LCT1_CLCT_PAT_ID[2]	TMB8_HMT[2]	
22	TMB8_LCT0_CLCT_PAT_ID[3]	TMB8_LCT_CLCT_PAT_ID[3]	TMB8_LCT1_CLCT_PAT_ID[3]	TMB8_HMT[3]	
23	TMB8_L0	CT0_LR	TMB8_LCT1_LR		
24	TMB8_LC	CT0_VPF	TMB8_LC	CT1_VPF	
25	TMB8_LC	CT0_BC0	TMB8_LC	CT1_BC0	
26	TMB8_LCT	[0_BXN[0]	TMB8_LCT1_BXN[0]	TMB8_HMT[0]	
27	TMB8_LCT0_SYER	TMB8_LCT0_CLCT_ES	TMB8_LCT1_SYER	TMB8_LCT1_CLCT_ES	
28	TMB8_LCT0_CSC_ID[0]	TMB8_LCT0_CLCT_BEND[0]	TMB8_LCT1_CSC_ID[0]	TMB8_LCT1_CLCT_BEND[0]	
29	TMB8_LCT0_CSC_ID[1]	TMB8_LCT0_CLCT_BEND[1]	TMB8_LCT1_CSC_ID[1]	TMB8_LCT1_CLCT_BEND[1]	
30	TMB8_LCT0_CSC_ID[2]	TMB8_LCT0_CLCT_BEND[2]	TMB8_LCT1_CSC_ID[2]	TMB8_LCT1_CLCT_BEND[2]	
31	TMB8_LCT0_CSC_ID[3]	TMB8_LCT0_CLCT_BEND[3]	TMB8_LCT1_CSC_ID[3]	TMB8_LCT1_CLCT_BEND[3]	
32	TMB1_LCT1	L_QUAL[0]	TMB1_LCT1_PAT_ID[0]	TMB1_LCT_PAT_ID[4]	
33	TMB1_LCT1	L_QUAL[1]	TMB1_LCT1_PAT_ID[1]	TMB1_HMT[1]	
34	TMB1_LCT1	L_QUAL[2]	TMB1_LCT1_PAT_ID[2]	TMB1_HMT[2]	
35	TMB1_LCT1_QUAL[3]	TMB1_LCT0_CLCT_QS	TMB1_LCT1_PAT_ID[3]	TMB1_HMT[3]	
36	TMB1_LC	CT1_VPF	TMB1_LC	CT1_BC0	
37	CRC	2[0]	CRC	2[1]	

Table 14: GTP8 (MGTTX1_245) Bits that remain the same in Run-2 and Run-3 are shown in black. Bits that change meaning in Run-3 are shown in blue.

	6 6				
Bit	Frame 0		Frame 1		
	Run-2	Run-3	Run-2	Run-3	
0	TMB9_LCT0_	CLCT_HS[0]	TMB9_LCT1_	CLCT_HS[0]	
1	TMB9_LCT0_	CLCT_HS[1]	TMB9_LCT1_	CLCT_HS[1]	
2	TMB9_LCT0_	CLCT_HS[2]	TMB9_LCT1_	CLCT_HS[2]	
3	TMB9_LCT0_	CLCT_HS[3]	TMB9_LCT1_	CLCT_HS[3]	
4	TMB9_LCT0_	CLCT_HS[4]	TMB9_LCT1_	CLCT_HS[4]	
5	TMB9_LCT0_	CLCT_HS[5]	TMB9_LCT1_	CLCT_HS[5]	
6	TMB9_LCT0_	CLCT_HS[6]	TMB9_LCT1_	CLCT_HS[6]	
7	TMB9_LCT0_	CLCT_HS[7]	TMB9_LCT1_	CLCT_HS[7]	
8	TMB9_LCT0_A	ALCT_WG[0]	TMB9_LCT1_A	ALCT_WG[0]	
9	TMB9_LCT0_A	ALCT_WG[1]	TMB9_LCT1_A	ALCT_WG[1]	
10	TMB9_LCT0_A	ALCT_WG[2]	TMB9_LCT1_A	ALCT_WG[2]	
11	TMB9_LCT0_A	ALCT_WG[3]	TMB9_LCT1_A	ALCT_WG[3]	
12	TMB9_LCT0_A	ALCT_WG[4]	TMB9_LCT1_A	ALCT_WG[4]	
13	3 TMB9_LCT0_ALCT_WG[5]		TMB9_LCT1_A	ALCT_WG[5]	
14	TMB9_LCT0_A	ALCT_WG[6]	TMB9_LCT1_ALCT_WG[6]		
15	TMB9_LCT()_QUAL[0]	TMB9_LCT	LQUAL[0]	
16	TMB9_LCT()_QUAL[1]	TMB9_LCT	L_QUAL[1]	
17	TMB9_LCT(_QUAL[2]	TMB9_LCT	L_QUAL[2]	
18	TMB9_LCT0_QUAL[3]	TMB9_LCT0_CLCT_QS	TMB9_LCT1_QUAL[3]	TMB9_LCT1_CLCT_QS	
19	TMB9_LCT0_CLCT_PAT_ID[0]	TMB9_LCT_CLCT_PAT_ID[0]	TMB9_LCT1_CLCT_PAT_ID[0]	TMB9_LCT_CLCT_PAT_ID[4]	
20	TMB9_LCT0_CLCT_PAT_ID[1]	TMB9_LCT_CLCT_PAT_ID[1]	TMB9_LCT1_CLCT_PAT_ID[1]	TMB9_HMT[1]	
21	TMB9_LCT0_CLCT_PAT_ID[2]	TMB9_LCT_CLCT_PAT_ID[2]	TMB9_LCT1_CLCT_PAT_ID[2]	TMB9_HMT[2]	
22	TMB9_LCT0_CLCT_PAT_ID[3]	TMB9_LCT_CLCT_PAT_ID[3]	TMB9_LCT1_CLCT_PAT_ID[3]	TMB9_HMT[3]	
23	TMB9_L	TMB9_LCT0_LR TMB9_LCT1_LR			
24	TMB9_LC	CT0_VPF	TMB9_LC	CT1_VPF	
25	TMB9_LC	CT0_BC0	TMB9_LC	CT1_BC0	
26	TMB9_LCT	T0_BXN[0]	TMB9_LCT1_BXN[0]	TMB9_HMT[0]	
27	TMB9_LCT0_SYER	TMB9_LCT0_CLCT_ES	TMB9_LCT1_SYER	TMB9_LCT1_CLCT_ES	
28	TMB9_LCT0_CSC_ID[0]	TMB9_LCT0_CLCT_BEND[0]	TMB9_LCT1_CSC_ID[0]	TMB9_LCT1_CLCT_BEND[0]	
29	TMB9_LCT0_CSC_ID[1]	TMB9_LCT0_CLCT_BEND[1]	TMB9_LCT1_CSC_ID[1]	TMB9_LCT1_CLCT_BEND[1]	
30	TMB9_LCT0_CSC_ID[2]	TMB9_LCT0_CLCT_BEND[2]	TMB9_LCT1_CSC_ID[2]	TMB9_LCT1_CLCT_BEND[2]	
31	TMB9_LCT0_CSC_ID[3]	TMB9_LCT0_CLCT_BEND[3]	TMB9_LCT1_CSC_ID[3]	TMB9_LCT1_CLCT_BEND[3]	
32	TMB1_LCT1_CSC_ID[0]	TMB1_LCT0_CLCT_BEND[0]	RESERVED		
33	TMB1_LCT1_CSC_ID[1]	TMB1_LCT0_CLCT_BEND[1]	RESER	RVED	
34	TMB1_LCT1_CSC_ID[2]	TMB1_LCT0_CLCT_BEND[2]	TMB1_LCT1_BXN[0]	TMB1_HMT[0]	
35	TMB1_LCT1_CSC_ID[3]	TMB1_LCT0_CLCT_BEND[3]	TMB1_LCT1_SYER	TMB1_LCT1_CLCT_ES	
36	TMB1_LC	T1_VPF	TMB1_LC	CT1_BC0	
37	CRC	2[0]	CRC	2[1]	

4 GEM Trigger Data Formats

272 4.1 Cluster Format

The trigger path of the GEM detectors supports a phi resolution of two strips (two VFAT channels on the GEM readout board). These are trigger pads (s-bits on the GEM readout board). The frontend (optohybrid) compresses up to 8 neighboring pads into clusters, which are the GE1/1 and GE2/1 trigger primitives. Thus the cluster encodes the eta and phi coordinate of the beginning of the cluster, and the cluster size (the number of hit pads). The global coordinate definition at CMS P5 is as follow: (1) Increasing pad number counter

clock-wise in the negative end-cap, (2) Increasing pad number clock-wise in the positive end-cap.
 cap. This is regardless of the chamber orientation and follows the CSC and GEM chamber
 ordering in CMS.

283

There are three versions of the cluster data format, explained below. Each of these follows the eta partition mapping in the table below

Firmware Eta Partition Number	Simulation Eta Partition Number
(Roll Number)	(CMS Eta Partition Number)
0	8
1	7
2	6
3	5
4	4
5	3
6	2
7	

286 4.1.1 Version 1

The format of the GE1/1 cluster is shown in Tab. 15. Clusters have 14 bits each. GE2/1 cluster
will not use this format.

Table 15: GE1/1 cluster data format. A null cluster will have bits [13:0] set to 1.

Bits[13:11]	Bits[10:0]
Cluster size 1-8	Cluster address 0 - 1535
(encoded as 0-7)	Pad # > 1535 is invalid

289 4.1.2 Version 2

²⁹⁰ The format of each cluster is shown in Tab. 16 and Tab. 17. Clusters have 14 bits each.

Table 16: GE1/1 cluster data format. A null cluster will have bits [13:0] set to 1. Pad values between 192 and 254 are reserved for future use.

Bits[13:11]	Bits[10:8]	Bits[7:0]
Cluster size 1-8	Eta partition 0-7	Pad 0-191
(encoded as 0-7)		Pad # 255 is invalid

291 4.1.3 Version 3

²⁹² The format of each cluster is shown in Tab. 18 and Tab. 19. Clusters have 16 bits each.

Table 17: GE2/1 cluster data format. A null cluster will have bits [12:0] set to 1. Pad values between 384 and 510 are reserved for future use.

Bits[12:10]	Bits[9]	Bits[8:0]
Cluster size 1-8	Eta partition 0-1	Pad 0-383
(encoded as 0-7)		Pad # 511 is invalid

Table 18: GE1/1 cluster data format. A null cluster will have bits [13:0] set to 1. Pad values between 192 and 254 are reserved for future use.

Bits[15]	Bits[14]	Bits[13:11]	Bits[10:8]	Bits[7:0]
Last BX overflow	Cluster status	Cluster size 1-8	Eta partition 0-7	Pad 0-191
		(encoded as 0-7)		Pad # 255 is invalid

Table 19: GE2/1 cluster data format. A null cluster will have bits [12:0] set to 1. Pad values between 384 and 510 are reserved for future use.

Bits[15]	Bits[14]	Bits[13]	Bits[12:10]	Bits[9]	Bits[8:0]
Last BX overflow	Cluster status	Unused	Cluster size 1-8	Eta partition 0-1	Pad 0-383
			(encoded as 0-7)		Pad # 511 is invalid

4.2 OH to GEM Backend and to OTMB Link Format

- ²⁹⁴ Both GE1/1 and GE2/1 OHs use 8b10b links to CSC OTMB:
- GE1/1 has 2 such links per OH

• GE2/1 has 1 link per OH on modules M2, M3, M4, M6, M7, M8, and 2 links per OH in M1 and M5 modules

298 4.2.1 Version 1

For GE1/1 the trigger link to backend is the same as to the CSC OTMB: $2 \times 8b10b$ links per OH running at 3.2 Gb/s. This proposal considers running these links at 3.2 Gb/s, giving 64 bits/bx per link, or 4×14 -bit words and 8 bits for frame marking. Each of these 14-bit words can contain a cluster (called CL_WORD), thus giving a total bandwidth of 4 clusters per BX. See Tab. 20.

Table 20: GE1/1-ME1/1 Link at 3.2 Gb/s 8b10b.

Bits[63:50]	Bits[49:36]	Bits[35:22]	Bits[21:8]	Bits[7:0]
CL_WORD3	CL_WORD2	CL_WORD1	CL_WORD0	Frame Marker

- ³⁰⁴ The frame marker is a comma character that cycles from
- 1C = BC0
- 3C = Resync
- FC = Cluster overflow
- BC = BXN[1:0] = = 0
- F7 = BXN[1:0] = = 1
- FB = BXN[1:0] = = 2
- FD = BXN[1:0] = = 3

The priority of the comma characters is BC0 > Resync > Overflow > BXN. There is no ECC (unlike in Version 3).

314 4.2.2 Version 2

This is the same as Version 1, except that the cluster word (CL_WORDi) takes format as in Sec. 4.1.2 instead of Sec. 4.1.1.

317 4.2.3 Version 3

For GE1/1 the trigger link to backend is the same as to the CSC OTMB: $2 \times 8b10b$ links per OH running at 4 Gb/s. For GE2/1 the link to backend is different, and is described later in this section.

321

This proposal considers running these links at 4 Gb/s, giving 80 bits/bx per link, or 5×16 -bit words. Each of these 16-bit words can contain a cluster (called CL_WORD), thus giving a total

words. Each of these 16-bit words can contain a cluster (called CL_WORD), thus giving a total bandwidth of 5 clusters per BX, but whenever there are less than 5 clusters available in a given

BX, an ECC code and a comma word are sent in place of the 5th cluster. See Tab. 21.

The proposed error correcting code is a simple Hamming correction code and is described in Xilinx XAPP645. This is the same error correction scheme already used by the TMB + ALCT.

This allows for single bit error correction with 64 bits of data + 8 bits of parity, as well as

Table 21: GE1/1-ME1/1 and GE2/1-ME2/1 Link at 4 Gb/s 8b10b. Note: the comma character 0xBC will normally be transmitted every bx, except in the case of BC0 when instead the character 0xDC will be sent.

Bits[79:72]	Bits[71:64]	Bits[63:48]	Bits[47:32]	Bits[31:16]	Bits[15:0]
Comma/bc0	ECC8	CL WORD3	CI WORD?		CI WORDO
CL_WORD4		CL_WORD5	CL_WORD2		

double bit error detection. See https://www.xilinx.com/support/documentation/ 329 application notes/xapp645.pdf for more information. 330

331

Whenever the number of clusters reaches the limit of the bandwidth provided by CL_WORD0 332 - CL_WORD3 (8 clusters in 2 link OHs, and 4 cluster in 1 link OHs), the CL_WORD4 is used, 333 and replaces the ECC8 + Comma/bc0 word, however a maximum delay of 100 BXs is guaran-334 teed between consecutive comma characters (the number 100 can be tuned later). Only empty 335 clusters are sent for 4 orbits following a resync signal, thus guaranteeing that the comma/bc0 336 symbols will not be replaced by CL_WORD4 during this time. 337 338

On the 8b10b link we will transmit the 16 bit data words at 200 MHz in the following or-339

- der: CL_WORD0 \rightarrow CL_WORD1 \rightarrow CL_WORD2 \rightarrow CL_WORD3 \rightarrow CL_WORD4 / ECC8 [7:0] + 340
- Comma/BC0 [15:8]. The 16bit words are sent from LSB to MSB. 341
- 342

The CL_WORD format includes the cluster itself, described section 4.1, and two additional 343 bits, used for link status, and cluster transmission from previous BX: 344

Bit[15]	Bit[14]	Bits[13:0]
0 = cluster is from this bx	status_bit [n]	CLUSTER
1 = cluster from previous bx	(see status bit section)	(see cluster format section)

Table 22: CL WORD format. Note: Bit 13 is reserved in GE2/1 case

The clusters that do not fit into the link bandwidth during bunch crossing N can be transmitted 345 in the bunch crossing N+1 (the following BX). Clusters from the previous bx will always be 346 inserted after the valid clusters from the current bx. This introduces latency since the processor 347 must wait 1 additional bx to see all of the trigger data that can be sent from this bx, but it ef-348 fectively increases the bandwidth by up to a factor of 2. This feature can be made configurable 349 on the receiving side, and be turned on or off, depending on the latency and bandwidth needs. 350 This capability is not yet implemented in the OH firmware, so bit 15 is always set to 0. 351

352

For the meaning of the status bits, please see the section 4.4. 353

354

The order in which the clusters are filled is defined in the following two tables. As mentioned 355

before, the clusters from the current BX always take priority and have a lower index than the 356

cluster from the previous BX. This is shown in Tab. 23 and Tab. 24 357

Table 25. Cluster of der in Off with one link					
	CL_WORD0	CL_WORD1	CL_WORD2	CL_WORD3	CL_WORD4
Cluster index	0	1	2	3	4

Table 23:	Cluster	order	in OH	with	one link

For GE2/1, the trigger data to the backend are included in the 2 existing GBT links. Eleven 358 dedicated e-links (8b10b) operate at 8 bits/bx (320 Mb/s each), totalling 3.52 Gb/s of trigger 359 data. Eight of the 11 e-links are on GBT1 which operates in wide-bus mode, so the data on these 360

	CL_WORD0	CL_WORD1	CL_WORD2	CL_WORD3	CL_WORD4
Cluster index	0	1	2	3	8
on link 0					
Cluster index	4	5	6	7	9
on link 1					

Table 24: Cluster order in OH with two links

³⁶¹ e-links is not FEC protected. Three of the 11 e-links are on GBT0 which operates in normal

mode with FEC protection. GBT1 covers bits [63:0] and GBT0 covers bits [87:64]. This is shown in Tab. 25.

Table 25: GE2/1 (GBT Link to backend)

Bits[87:80]	Bits[79:64]	Bits[63:48]	Bits[47:32]	Bits[31:16]	Bits[15:0]
ECC8	CL_WORD4	CL_WORD3	CL_WORD2	CL_WORD1	CL_WORD0

The ECC8 is calculated on CLUSTER0-CLUSTER3, while CLUSTER4 and ECC8 are protected by the GBTX FEC.

366 4.3 OptoHybrid Metadata

Spare bits of null clusters may be used to encode chamber *metadata* to uniquely identify the 367 chamber. The metadata would be programmed into the OH by the backend, and transmitted 368 in the trigger links to the OTMB and GEM backend (and also sent to the EMTF). Null clusters 369 in GE1/1 are represented by 0b11XXXXXX, leaving six "Do Not Care" bits. Null clusters in 370 GE2/1 are represented by 0b11XXXXXXX, leaving six "Do Not Care" bits. This means that for 371 null clusters, we can use the least significant six bits (GE1/1) or seven bits (GE2/1) as fields 372 to carry data. Furthermore, the 3 bits of size and 1 (GE2/1) or 3 (GE1/1) bits of partition are 373 irrelevant for null clusters, so they can be freely used as data fields also. This means that for a 374 null cluster, in total we have 12 bits free per cluster, per bx, which can be used as metadata. 375

```
      376
      gel1_metadata =
      size[2:0] & partition [2:0] & pad[5:0]

      377
      ge21_metadata = unused[0] & size[2:0] & partition [0] & pad[6:0]
```

The tables below show the implementation of the metadata format, which is applicable to both version 2 and version 3 cluster data formats.

	Table 26:	GE1/1 M	etadata Format
Field	Num Bits	Meta Bits	Notes
Endcap	1	[0]	0=minus, 1=plus
Station	1	[1]	0=GE1/1, 1=GE2/1
Layer	1	[2]	Layer 0 or 1
Chamber Number	6	[8:3]	Chamber 0-35
Reserved	1	[9]	
Link ID	1	[10]	0=Fiber link 0, 1=Fiber link 1
Metadata Valid	1	[11]	1=Metadata has been programmed
Total	12		

1000 27, $002/1 1000000000000000000000000000000000$	Table	27: (SE2/1	Metadata	a Forma
---	-------	-------	-------	----------	---------

Field	Num Bits	Meta Bits	Notes
Endcap	1	[0]	0=minus, 1=plus
Station	1	[1]	0=GE1/1, 1=GE2/1
Layer	1	[2]	Layer 0 or 1
Chamber Number	6	[7:3]	Chamber 0-17
Module Number	6	[9:8]	Module 0-3 (0=M1/5, 1=M2/6, 2=M3/7, 3=M4/8)
Link ID	1	[10]	0=Fiber link 0, 1=Fiber link 1
Metadata Valid	1	[11]	1=Metadata has been programmed
Total	12		

Redundant metadata would be sent on all idle clusters, so that a chamber can be uniquely identified from even a single cluster stream, so that as data is merged onto common links from the GEM backend to the EMTF, the source of the data can still be easily confirmed. The

metadata must be programmed into the Optohybrid by the backend during initialization. For

uninitialized fields, they will default to all zero and the "Metadata Valid" flag will also be set

385 to zero.

386 4.4 GEM Status bits

³⁸⁷ The status bit for cluster 0 is dedicated as a BC0:

```
388 bc0 = CL_WORD0[status_bit]
```

The remaining status bits carried with each cluster should be concatenated together into a 3 bit number:

```
391 status[3:1] = {CL_WORD3[status_bit], CL_WORD2[status_bit],
392 CL_WORD1[status_bit]}
```

The status bit for CL_WORD4 is reserved and not used for anything at the moment. This field should be decoded according Tab. 28.

	in status sit tasi	C
Status[3:1]	Meaning	
3'h0	BXN[1:0]==2'h0	/
3′h1	BXN[1:0]==2'h1	
3′h2	BXN[1:0]==2'h2	
3′h3	BXN[1:0]==2'h3	
3′h4	Overflow	4
3′h5	Resync	
3′h6	Reserved	
3'h7	Error	

Table 28: GEM status bit table

- ³⁹⁵ The priority of the status words is such that higher valued status words will always take prece-
- dence over lower valued (e.g. error > resync > overflow > bxn). The overflow flag will come
- in the next bunch crossing, n + 1, and indicates that the number of clusters found was greater than the number of clusters found was greater
- than the number of clusters transmitted in bx=n along with those sent in bx = n + 1.

399 4.5 GEM Backend to EMTF Link Format

The GE1/1 backend (CTP7) to EMTF links are running at 10.24 Gb/s using the LpGBT ASIC protocol with FEC5, so the number of data bits per BX is 234. Each output link to EMTF will combine trigger data from one GE1/1 superchamber (2 OptoHybrids, 4 input links total).

- ⁴⁰⁴ There are two format modes, indicated by bit[1]:
- Normal mode (format 0) sending trigger data
- Metadata mode (format 1) used for checking the link mapping

In both modes bit[0] is dedicated to BC0. Note that after a resync, the BC0 bit remains low until the input links from the frontend are aligned, this can take up to 3 orbits.

409 4.5.1 Metadata mode (format 1)

⁴¹⁰ The links operate in metadata mode for 1 orbit following the Resync BGo. The BGo are TTC

411 commands sent through the CMS TCDS system. The Resync BGo commands aim at re-synchronizing

front-end when an out-of-sync event is detected. Currently it is only used to transmit link ID,

so that link mapping can be checked, but there are a lot of spare bits for future use.

Table 2	29: Forma	at 1 (metadat	a)	/
Bits[233:9]	Bits[8:2]	Bit[1]	Bit[0]	
Reserved	Link ID	1 (constant)	BC0	

	Table 30: Link ID
Bit[6]	Bits[5:0]
Endcap:	Super-chamber ID (1-36)
0 means positive endcap	E.g. $GE+1/1/23$ would have this field set to 23
1 means negative endcap	

414 4.5.2 Normal mode (format 0)

After the BC0 (bit[0]) and the mode flag (bit[1]), there is a 4-bit field for each of the superchamber layers, indicating how many of the clusters being currently transmitted (0-8) are from the current BX – any valid clusters starting at this position are from the previous BX. E.g. if this field is set to 5, it means that cluster0 - cluster4 are from the current BX, and if any of the cluster5 - cluster7 are valid, they are from the previous BX. The control bits are shown in Tab. 31.

- ⁴²¹ After the control bits, there are two 112 bit wide sections transmitting 8 clusters for each of the layers of the super chamber. This is shown in Tab. 32 and Tab. 33
- the layers of the super-chamber. This is shown in Tab. 32 and Tab. 33.

Table 31: Control bits					
Bits[9:6]	Bits[5:2]	Bit[1]	Bit[0]		
Super-chamber layer 2: num-	Super-chamber layer 1: num-	0 (constant)	BC0		
ber of valid clusters from cur-	ber of valid clusters from cur-				
rent BX (0-8). Any valid clus-	rent BX (0-8). Any valid clus-				
ters starting at this position	ters starting at this position				
are from previous BX	are from previous BX				

A special value in place of cluster0 could be used to signal high multiplicity trigger data in

⁴²⁴ clusters 1-7. Exact format for that is not part of this specification.

Table 32: Clusters from super-chamber layer 1					
Bits[65:52]	Bits[51:38]	Bits[37:24]	Bits[23:10]		
Cluster3	Cluster2	Cluster1	Cluster0		
Bits[121:108]	Bits[107:94]	Bits[93:80]	Bits[79:66]		
Cluster7	Cluster6	Cluster5	Cluster4		

m 1 1 ~~

Table 33: Clusters from super-chamber layer 2

Bits[177:164]	Bits[163:150]	Bits[149:136]	Bits[135:122]
Cluster3	Cluster2	Cluster1	Cluster0
Bits[233:220]	Bits[219:206]	Bits[205:192]	Bits[191:178]

425

- The EMTF link on the ATCA hardware will run at 25 Gb/s. The exact protocol is not yet 426
- defined, but each GE2/1 output link to EMTF will carry trigger data from one GE2/1 super-427
- chamber, and each ME0 output link to EMTF will carry trigger data from one ME0 stack. 428

5 Implementation of the Data Formats in CMSSW

The CSC and GEM trigger data formats described in the previous sections have been implemented in CMSSW. These are: CSCALCTDigi, CSCCLCTDigi, CSCCorrelatedLCTDigi, GEMPadDigi and GEMPadDigiCluster. The former three have been used since CMS Run-1.

⁴³³ The latter two were introduced for Run-3 and Phase-2 studies.

434 5.1 CSCALCTDigi

⁴³⁵ These enums and types were added

```
436 enum class Version { Legacy = 0, Run3 };
437
438 typedef std::vector<std::vector<uint16_t>> WireContainer;
439
```

440 The ALCT format is given extra members

```
441 /// Run-3 introduces high-multiplicity bits for CSCs.
442 /// Note: In DN-20-016, 3 bits are allocated for HMT in the
443 /// ALCT board. These bits are copied into the ALCT digi in CMSSW
444 uint16_t hmt_;
445
446 Version version_;
447 // which hits are in this ALCT?
448 WireContainer hits_;
```

449 and extra functions

```
450
      /// return the high multiplicity bits
      uint16_t getHMT() const;
451
452
453
      /// set the high multiplicity bits
      void setHMT(const uint16_t hmt);
454
455
456
      /// Distinguish Run-1/2 from Run-3
      bool isRun3() const { return version_ == Version::Run3; }
457
458
459
      void setRun3(const bool isRun3);
460
      // wire hits in this ALCT
461
462
      const WireContainer& getHits() const { return hits_; }
463
      void setHits(const WireContainer& hits) { hits_ = hits; }
464
```

465 5.2 CSCCLCTDigi

```
<sup>466</sup> These enums and types were added
```

```
typedef std::vector<std::vector<uint16_t>> ComparatorContainer;
467
468
      enum CLCTKeyStripMasks { kEightStripMask = 0x1, kQuartStripMask = 0x1, kHalfStripMask = 0x1f };
469
470
      enum CLCTKeyStripShifts { kEightStripShift = 6, kQuartStripShift = 5, kHalfStripShift = 0 };
      // temporary to facilitate CCLUT-EMTF/OMTF integration studies
471
472
      enum CLCTPatternMasks { kRun3SlopeMask = 0xf, kRun3PatternMask = 0x7, kLegacyPatternMask = 0xf };
      enum CLCTPatternShifts { kRun3SlopeShift = 7, kRun3PatternShift = 4, kLegacyPatternShift = 0 };
473
      enum class Version { Legacy = 0, Run3 };
474
475
```

⁴⁷⁶ Two data members were added to the format:

```
30
```

```
477 // new in Run-3: 12-bit comparator code
478 // set by default to -1 for Run-1 and Run-2 CLCTS
479 int16_t compCode_;
480 // which hits are in this CLCT?
481 ComparatorContainer hits_;
482
483 Version version_;
484
```

485 The strip_members's interpretation was extended:

⁴⁹¹ These functions were added:

```
492
      /// Distinguish Run-1/2 from Run-3
      bool isRun3() const { return version_ == Version::Run3; }
493
494
495
      void setRun3(bool isRun3);
496
      /// return pattern
497
498
      uint16_t getRun3Pattern() const;
499
      /// set pattern
500
501
      void setRun3Pattern(const uint16_t pattern);
502
      // 12-bit comparator code
503
504
      int16_t getCompCode() const { return (isRun3() ? compCode_
                                                                        -1); \}
505
      void setCompCode(const int16_t code) { compCode_ = code; }
506
507
508
      // comparator hits in this CLCT
      const ComparatorContainer& getHits() const { return hits_; }
509
510
511
      void setHits(const ComparatorContainer& hits) { hits_ = hits; }
512
513
      /// return the slope
514
      uint16_t getSlope() const;
515
      /// set the slope
516
517
      void setSlope(const uint16_t slope);
518
      /// set single quart strip bit
519
520
      void setQuartStrip(const bool quartStrip);
521
      /// get single quart strip bit
522
      bool getQuartStrip() const;
523
524
525
      /// set single eight strip bit
526
      void setEightStrip(const bool eightStrip);
527
528
      /// get single eight strip bit
      bool getEightStrip() const;
529
```

530 The meaning of these functions was extended

531 /// Convert strip_ and cfeb_ to keyStrip. Each CFEB has up to 16 strips 532 /// (32 halfstrips). There are 5 cfebs. The "strip_" variable is one 533 /// of 32 halfstrips on the keylayer of a single CFEB, so that 534 /// Halfstrip = (cfeb*32 + strip). 535 /// This function can also return the quartstrip or eightstrip

```
/// when the comparator code has been set
536
     uint16_t getKeyStrip(const uint16_t n = 2) const;
537
538
539
     /*
       Strips are numbered starting from 1 in CMSSW
540
       Half-strips, quarter-strips and eighth-strips are numbered starting from 0
541
       The table below shows the correct numbering
542
543
       _____
       strip |
                              1
                                                              2
544
                                              1
545
                       0
                                                      2
                                                                         3
546
       1/2-strip |
                              1
                                              1
547
                                                                              7
548
       1/4-strip | 0 | 1 |
                                   2
                                      1
                                           3
                                              4
                                                           5
                                                               6
                                                                         1
549
       1/8-strip | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
550
551
       Note: the CSC geometry also has a strip offset of +/- 0.25 strips. When comparing the
552
       CLCT/LCT position with the true muon position, take the offset into account!
553
554
      */
555
     float getFractionalStrip(const uint16_t n = 2) const;
556
557
```

558 5.3 CSCCorrelatedLCTDigi

559 These enums and types were added

```
560 enum LCTKeyStripMasks { kEightStripMask = 0x1, kQuartStripMask = 0x1, kHalfStripMask = 0xff };
561 enum LCTKeyStripShifts { kEightStripShift = 9, kQuartStripShift = 8, kHalfStripShift = 0 };
562 // temporary to facilitate CCLUT-EMTF/OMTF integration studies
563 enum LCTPatternMasks { kRun3SlopeMask = 0xf, kRun3PatternMask = 0x7, kLegacyPatternMask = 0xf };
564 enum LCTPatternShifts { kRun3SlopeShift = 7, kRun3PatternShift = 4, kLegacyPatternShift = 0 };
565 enum class Version { Legacy = 0, Run3 };
566
```

567 This member was added

```
568 // In Run-3, LCT data will be carrying the high-multiplicity bits
569 // for chamber. These bits may indicate the observation of "exotic" events
570 // Depending on the chamber type 2 or 3 bits will be repurposed
571 // in the 32-bit LCT data word from the synchronization bit and
572 // quality bits.
573 uint16_t hmt;
574
```

575 Version version_;

576 These functions were added:

```
577
      /// set single quart strip bit
      void setQuartStrip(const bool quartStrip);
578
579
      /// get single quart strip bit
580
581
      bool getQuartStrip() const;
582
      /// set single eight strip bit
583
      void setEightStrip(const bool eightStrip);
584
585
      /// get single eight strip bit
586
587
      bool getEightStrip() const;
588
      /// set pattern
589
590
      void setRun3Pattern(const uint16_t pattern);
591
      /// return pattern
592
593
      uint16_t getRun3Pattern() const;
```

32

```
594
      /// Distinguish Run-1/2 from Run-3
595
596
      bool isRun3() const { return version_ == Version::Run3; }
597
598
      void setRun3(const bool isRun3);
599
      /// set high-multiplicity bits
600
601
      void setHMT(const uint16_t h);
602
603
      /// Run-3 introduces high-multiplicity bits for CSCs.
      /// The allocation is different for ME1/1 and non-ME1/1 \,
604
      /// chambers. Both LCTs in a chamber are needed for the complete
605
      /// high-multiplicity trigger information
606
607
      uint16_t getHMT() const;
608
609
```

610 The interpretation of these functions was expanded

611 /* 612 Strips are numbered starting from 1 in CMSSW Half-strips, quarter-strips and eighth-strips are numbered starting from 0 $\!\!\!\!$ 613 614 The table below shows the correct numbering 615 ____ ____ 616 strip - I 1 2. 1 617 ____ ___ 1/2-strip | 0 _____ 1 2 1 3 618 619 _____ _____ _____ _____ _ _ 620 1/4-strip | 0 | 1 | 2 | 3 | 4 -15 6 621 622 1/8-strip | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 623 Note: the CSC geometry also has a strip offset of +/- 0.25 strips. When comparing the 624 625 CLCT/LCT position with the true muon position, take the offset into account! 626 */ float getFractionalStrip(uint16_t n = 2) const; 627 628 629 /// return the key halfstrip from 0,159 630 631 uint16_t getStrip(uint16_t n = 2) const; 632

633 5.4 GEMPadDigi

634 These enums and members were added

```
635 enum InValid { ME0InValid = 255, GE11InValid = 255, GE21InValid = 511 };
636 GEMSubDetId::Station station_;
637
```

```
638 and these functions
```

```
639 // only depends on the "InValid" enum so it also
640 // works on unpacked data
641 bool isValid() const;
642
643 GEMSubDetId::Station station() const { return station_; }
644
```

645 5.5 GEMPadDigiCluster

646 These enums and members were added

```
647 enum InValid { GE11InValid = 255, GE21InValid = 511 };
648 GEMSubDetId::Station station_;
649
```

650 and these functions

```
651 // only depends on the "InValid" enum so it also
652 // works on unpacked data
653 bool isValid() const;
654
655 GEMSubDetId::Station station() const { return station_; }
656
```

34

657 6 Summary

New trigger data formats for GE1/1 and CSC have been described for Run-3 data taking. Trigger data formats for GE2/1 are provided as well. Changes for CSCs include a more precise position and bending based on the CCLUT algorithm, new quality definitions for LCTs with and without the GEM-CSC integrated local trigger, and new options to indicate high-multiplicity events in searches for particles beyond the standard model.

Acknowledgements

The Rice University group acknowledges funding from the US Department of Energy (DOE)
 Grant #DE-SC0010103. The UCLA group acknowledges funding from DOE and the National
 Science Foundation.

667 **References**

[1] CMS Collaboration, "The phase-2 upgrade of the CMS muon detectors", Technical Report CERN-LHCC-2017-012. CMS-TDR-016, CERN, Geneva, Sep, 2017. Available at

670 https://cds.cern.ch/record/2283189.

[2] A. Colaleo, A. Safonov, A. Sharma, and M. Tytgat, "CMS Technical Design Report for the

- Muon Endcap GEM Upgrade", Technical Report CERN-LHCC-2015-012. CMS-TDR-013, CERN, Jun, 2015. Available at https://cds.cern.ch/record/2021453.
- [3] UCLA High Energy Physics, "TMB 2005 design", Available at http://cmsdoc.cern. ch/cms/MUON/cscTrigger/html/ucla/tmb2005/tmb2005_spec_v4p55.pdf.
- [4] S. Dildick et al., "Improving the performance of the CLCT pattern finder in CSCs using
- lookup-tables.", CMS Note 2019/059 (2020). Available at http://cms.cern.ch/iCMS/
- jsp/db_notes/noteInfo.jsp?cmsnoteid=CMS%20DN-20-059.
- 679 [5] M. Matveev, "Inputs and outputs of MPC", Available at
- http://padley.rice.edu/cms/MPCMEZ6_050518.pdf.