Spartan-6 Muon Port Card Mezzanine for the CSC Upgrade

Rice University

Draft Version 1.6

23 August, 2013

Introduction

This document describes the functionality of the 2nd revision of the Spartan-6 Muon Port Card [1] mezzanine board for the CSC Upgrade at CMS. While providing all the features of the old Virtex-E mezzanine [2], the new board has an additional 12-channel optical link to allow higher data transmission to the upgraded CSC Track Finder. Simplified block diagram of the MPC2004 board with the new mezzanine as well as two pictures of the mezzanine itself (top and bottom views) are shown in Figures 1 and 2 respectively.

Figure 1: Block Diagram and a picture of the upgraded Muon Port Card

Figure 2: Spartan-6 Mezzanine Board (top and bottom views)

1. FPGA and EPROM

Xilinx XC6SLX150T-3FGG900C FPGA and two Xilinx XCF32PFSG48C PROMs reside on the mezzanine board. They are accessible via the JTAG bus either from Xilinx cable (MPC front panel) or from the VME using CSR0[8..5] bits. Switch S8-1 on the main MPC2004 board defines which of these two options is activated (Xilinx cable if S8-1 is "on" and CSR0[8..5] if S8-1 is "off"). Switch SW2 on the mezzanine board specifies the FPGA configuration mode (Table 1).

Two XCF32P PROMs are placed in a serial chain with the FPGA. The FPGA may be bypassed (Table 2).

Table 2

Table 1

The default configuration mode is the Master SelectMAP with the configuration clock provided by the FPGA. The **BitGen** startup clock setting is set to maximum (26MHz) in the project settings. Spartan-6 FPGA also support the ability to dynamically switch to an external clock source during master mode configuration, where faster and stable configuration times are needed. This clock comes from an external oscillator (by default, 40MHz) to a USERCLK input of the FPGA (pin AG16). To enable the external clock source during master mode configuration, the **ExtMasterCclk_en** option in **BitGen** must be enabled. The total amount of configuration bits for the XC6SLX150T device is ~34 Mbits (non-compressed). The volume of compressed file is design dependent. Using the compression feature the downloading file fits only one PROM. Typical FPGA configuration times with and without compressions are listed in Table 3. $T₁₁$

All the communications between the FPGA and the main MPC2004 board are implemented via the four Samtec MOLC-140-61-L-Q-LC 4-row 140-pin elongated connectors XP1-XP4. Their pin assignment is given in the Appendix A and is backward compatible with the previous Virtex-E mezzanine board.

2. Sorter Unit and Interface to Trigger Motherboard

The TMB can send to MPC2004 up to two Local Charged Tracks (LCT) every 25 ns. Each LCT is represented by 32 bits that are transmitted in two frames at 80 MHz. The frame

format is shown in Table 1. LCTs from any TMB (or from any FIFO_A) can be masked out (disabled) using the CSR7 register. This register is implemented in the discrete logic; it can be read out via VME through the FPGA only. When disabled $(CSR7(i)=0, i=0..8)$, the selected TMB(i) is ignored by the sorting unit of the Muon Port Card. By default (after power cycling) CSR7(15:0)="1", so all the TMBs are enabled. The MPC performs sorting at 80MHz, as described below in this section.

The sorting unit accepts 18 4-bit patterns "Quality[3..0]" that represent the "quality" of each incoming LCT. For compatibility with the original MPC2004 and CSC Track Finder designs the new Spartan-6 FPGA performs sorting "3 best LCTs out of 18" and sends the three best patterns in ranked order to the TLK2501 serializers residing on the main board.

LCTs with "Quality"=0 and "vpf"=0 are cancelled by the sorter unit. LCTs with "quality=0" and "vpf=1" do participate in sorting. If several patterns happen to have the same valid "Quality" value, then the pattern arriving from the TMB with the largest slot number in the crate will have the precedence. If two LCT from the same TMB are selected and both have the same "quality" value, then the LCT0 will have the precedence over LCT1. Selected 32-bit patterns are multiplexed into two 16-bit frames on the FPGA outputs and sent directly to TLK2501 serializers in ranked order (see Section 3).

Table 1

If a particular LCT from the TMB has been accepted by MPC2004, then a "winner" bit is sent from MPC2004 back to corresponding TMB. The total number of "winner" bits is 18, and they are sent back to TMB's in two 80Mhz frames. The "1" in the first frame indicates that an LCT0 from the particular TMB was accepted. The "1" in the second frame indicates.

In parallel all the 18 LCTs are multiplexed into 4 frames at 160MHz and send to eight embedded GTP serializers inside the Spartan-6 FPGA. Multiplexing scheme is shown in section 3.

3. Operation at 160MHz

At 160MHz all the incoming LCTs are transmitted to eight optical links without sorting. The serial data rate is then 3.2Gbps, 8B/10B encoding/decoding included. The data format is shown in Appendix B. Similar data format is applied to 8 FIFO_B_NEW buffers (see Section 6 for more details). Three "old" links (residing on the main MPC board) always run at 80MHz (1.6Gbps).

4. Clock Generation and Distribution

The Spartan-6 mezzanine receives the master 40.08MHz clock from the main MPC2004 board (line GCLK0). The low-jitter 160.32MHz clock for all MGT serial gigabit links is obtained by the CERN designed QPLL [3] ASIC. QPLL is a quartz crystal based Phase-Locked Loop. Its function is to act as a low-jitter filter for clock signals operating synchronously with the LHC bunch-crossing clock. The QPLL1 with a 160.31744MHz oscillator produces three clock signals of 160MHz, 80MHz and 40MHz (rounded values) in LVDS levels. 160Mhz clocks are delivered to the MGTREFCLK inputs of every MGT bank of the FPGA.

GCLK0 is used by default in the firmware. On the main MPC2004 board the GCLK0 must be adjusted in respect to master CCB clock for reliable latching of 80Mhz data streams from all nine TMB boards into the FPGA. CSR2[15..8] bits are used for this when CSR0[13]=0. During initial tests of the Spartan-6 mezzanine FPGA in April 2012 it was found that for nine TMB2005 boards residing in the peripheral EMU crate the "safe window" of data latching is when the $CSR2[15..8] = (29...45)$ h, or 6.75 ns. If $CSR0[13] = 1$, then the clock will be set to a predefined value precisely in the middle of the "safe window" (which corresponds to CSR2[15..8]=37h). In this case there is no need to program the CSR2.

5. Serialization and Optical Interface to the Sector Processor

The new Spartan-6 mezzanine supports both "old" 3-link and "new" 12-link optical interfaces to the present and future Sector Processors. The three best patterns, or "muons" (or two in case of Station 1) selected by sorting unit are sent at 80Mhz from the processing FPGA to three 16-bit "old" TLK2501 serializers, residing on the main MPC2004 board, one pattern per serializer. The serializer performs a parallel-to-serial data conversion with 8B/10B decoding. Serialized data is sent to Finisar FTRJ-8519-1-2.5 small form factor (SFF) optical transmitters and further over ~100 m optical cables to SP located in the Track Finder crate in the counting room.

The "new" interface allows to transmit all 18 LCTs via the eight embedded GTP links available in the Spartan-6 FPGA. The LCTs are multiplexed at 160MHz and serial data rate is 3.2Gbps per channel. The Avago AFBR-810B [4] 12-channel optical transmitter is used for communication with the SP. The other four channels are connected to regular LVDS outputs of the FPGA for future use at lower speed. The Avago device resides a small plugin board attached to the mezzanine and facing the front panel of the MPC2004. A picture of the plug-in board with the optical transmitter attached is shown on Figure 4. Pin assignment of the 50-pin connector is given in Table 4. The mezzanine connector is a Sampec QSS-025-01-L-D-A part and the plug-in connector is a Samtec QTS-025-01-L-D-A part. Avago AFBR-810B optical module is a pluggable device. The host electrical connector is a 100 (10 x 10) position Ball Grid Array (BGA) plug available from several manufacturers; for example FCI 84512-101. Pin assignment is shown in Fig.5.

Figure 4: Avago AFBR-810B optical transmitter

Table 4

¹ – Interrupt signal to the FPGA with a 4 kOhm pull-up.

² – Serial control interface; clock line with a 4 kOhm pull-up. Connected to the FPGA.

³ – Serial control interface; data line with a 4 kOhm pull-up. Connected to the FPGA.

 4 – Module reset upon fault; HIGH = normal operation; toggle LOW to clear fault. This input is provided from the FPGA.

Transmitter Module Contact Assignment and Signal Description

Optical Connector Side $\mathbf{1}$ $\overline{\mathbf{2}}$ $\overline{\mathbf{3}}$ $\overline{4}$ 5 6 $\overline{}$ 8 9 10 GND **GND** GND GND **GND** GND GND GND IntL A Adr2 GND Din11n GND B Adr1 GND Din1p Din4p GND Din8n **GND** Din_{8p} Din11p $\mathsf c$ Adr₀ **GND** Din1n **GND** Din4n **GND** GND GND Din0p D **GND GND** Din3p GND Din6n GND Din10n GND SDA E GND Din0n GND Din3n GND Din6p GND Din10p GND sa $\mathsf F$ **ResetL** GND Din2p GND Din5n GND Din7n GND Din9p GND DNC GND Din2n GND Din5p GND Din7p GND Din9n GND G **DNC DNC** GND DNC GND **DNC** GND DNC GND DNC H $\mathsf J$ GND GND GND DNC **DNC** DNC DNC GND GND GND K Voc25 Vcc33 Vcc33 **DNC** DNC **DNC** DNC $Vcc33$ Vcc33 Vcc25

Figure 5: Host Board Pattern for the Avago AFBR-810B Transmitter

As described above, each selected by MPC2004 pattern comprises 32 bit. At 80 MHz it is transmitted to SP in two 16-bit frames. The frame format is shown in Table 5.

7

Table 5

CLCT Half-Strip Pattern ID is between 0 and 159

CLCT Pattern encodes the number of layers and whether the pattern consists of half-strips or di-strips **Wire Group ID** is between 0 and 111 and indicates the position of the pattern within the chamber

L/R – Bend Angle Bit indicates whether the track is heading towards lower or higher strip number

VPF – Valid Pattern Flag indicates a valid LCT that has been found by TMB and being sent in the current clock cycle

ER - Synchronization Error

BX0 – The less significant bits of the Bunch Crossing Counter.

BC0 – Bunch Crossing Zero Flag arriving from the TMB

Upon arrival of the L1Reset command, a 3.2 us (=128 bunch crossings) pulse of negative polarity is generated on TX_EN pin of all TLK2501 serializers thus setting them into "IDLE" mode required for the periodical synchronization. Immediately after the rising edge of this pulse the unique pattern is sent on all SP links during four bunch crossings (100 ns). The pattern is sent in both frames and comprises a 6-bit Board_ID[5..0] and a Link ID. The Board ID[5..0] is programmable and available from the CSR0. Link ID[1..0] is fixed in firmware. For "old" optical links it is 2-bit wide and equal to "1" for Link1 ("Muon_1"), "2" for Link2 ("Muon_2") and "3" for Link3 ("Muon_3"). For the 12 "new" optical links the Link_ID is 4-bit wide. A timing diagram is shown in Fig. 6. Data formats for the "old" and "new" links are shown in Table 6.

Note that the CSR0[9] (when "0") unconditionally sets all the serializers into "IDLE" mode. For normal operation it should be set to "1". The CSR2[0] (when "0") sets all serializers into normal data transmission mode. If CSR2[0]=1, all serializers are in "IDLE" mode unless there is a valid pattern or BC0 signal from TMB's.

Figure 6: Timing diagram of the synchronization procedure for three "old" links

Table 6

6. FIFO Buffers

Two groups of FIFO Buffers (FIFO_A and FIFO_B) are implemented in the main FPGA in order to test the MPC2004 internal functionality and its communications with the Trigger Motherboards and Sector Processor. 3 FIFO_B_OLD keep the results of sorting for three old optical links. 12 FIFO_B_NEW buffers keep the output patterns for the 12 new optical links. All buffers are 511-word deep and available from VME for read and write. Since two muon patterns are packed into FIFO_A in two frames at 80MHz, each FIFO effectively comprises 255 patterns. Each buffer represents data corresponding to one TMB board, or two muon patterns. FIFO_A1 corresponds to TMB1, FIFO_A2 corresponds to TMB2 and so on. Its format is shown in Table 7. In a "Test" mode the test patterns representing 18 muons are sent out simultaneously from all FIFO_A buffers at 80Mhz upon specific TTC or VME commands. They pass through the sorting unit that selects the 3/12 best patterns and transmits them to the SP and FIFO_B_OLD buffers. FIFO_B_OLD format is shown in Table 8, same for "old" and "new" links at 80MHz. FIFO_B_NEW format is similar to data format described in Appendix B.

One important feature of all FIFO_B buffers is that the data from FIFO_A ("Test" mode) or TMB's ("Trigger" mode) can be saved in FIFO_B_OLD only if there is at least one valid muon pattern, or pattern with "vpf"=1. The "vpf" bit from the first best selected muon acts as a "write enable" signal for all FIFO_B_OLD buffers. This means that if there is just one valid pattern coming after sorting from FIFO_A or TMB, it will be stored in FIFO_B1_OLD and "0" will be written into FIFO_B[2..3]_OLD. This mechanism assures that all three FIFO_B_OLD buffers will contain an equal number of words inside. As for VME access, any data can be loaded and read back out of any FIFO_B buffer independently.

Eight FIFO_B_NEW buffers contain 18 LCTs packed in four frames. In the present implementation the data patterns are loaded to FIFO_B on a dedicated 3.2 microsecond long command (with the appropriate internal delay to prevent writing invalid "0" words into the FIFO B NEW) from the CCB or VME that starts data injection from FIFO A.

FIFO_C[8:1]_NEW[15:0] allows to store data from the RX_DATA_OUT[15:0] outputs of all GTP receivers. This might be useful in the internal "loopback" mode (see CSR5).

The FULL and EMPTY flags (common to all FIFO_A and FIFO_B_OLD buffers) are available for read from CSR2. After an asynchronous FIFO reset all "EMPTY" flags are active "1" and "FULL" flags are "0".

Table 7

Table 8

FIFO B OLD Data Format (80MHz)

7. VME Interface

The MPC2004 can be accessed in the VME crate using geographical addressing that utilizes the address pins GA<4-0> available on the VME64x backplane. The MPC2004 resides on slot 12 of the peripheral EMU backplane, so its base geographical address is 600000(hex). The board responds to AM codes 39(hex), 3D(hex) and supports A24D16 slave operations. It does not respond to byte-addressing modes, so all valid addresses must be even numbers. Decoded addresses and VME commands are listed in Table 9.

The main part of the VME interface (data drivers, address latches, address comparators, DACK response logic, CSR0) is implemented in discrete logic. This means that the board is accessible even without mezzanine card that carries the Xilinx FPGA. The addresses marked in red are available for the new mezzanine only. The other VME functions are compatible with the "old" Virtex-E FPGA.

8. Control and Status Registers

The 16-bit CSR0 is implemented in a discrete logic on the main MPC2004 board and available for write and read over VME even if the mezzanine card is not installed. Bit assignment is shown in Table 11. The other registers are implemented inside the FPGA (see Tables 10-20).

8.1. CSR0 (600000h, discrete logic, main MPC2004 board)

8.2. CSR1 (6000AAh, FPGA, contains the date of the firmware version)

(*) The code at CSR1<11..9> should be added to 2000 to get an actual year. For example, CSR1=1507(hex) corresponds to August 7, 2010.

8.3. CSR2 (6000ACh, FPGA, control register, by default set to "0")

(*) - 1 step = 0.25 ns. Implemented using 3D7408-0.25 programmable delay chip from Data Delay Devices

8.4. CSR3 (6000AEh, FPGA, FIFO status register)

8.5. CSR4 (6000B8h, GTP PRBS Control Register)

Table 14

8.6. CSR5 (6000BAh, GTP Control Register)

Table 15

8.7. CSR6 (6000BCh, access to DS2401 serial number)

8.8. CSR7 (6000CAh, discrete logic; readable through the FPGA)

8.9. CSR8 (6000CEh, FPGA, GTP status register, read only)

8.10. CSR9 (6000B2h, FPGA, status register, read only)

8.11. CSR10 (6000B4h, FPGA, pattern to be transmitted to GTP TX_DATAIN[15:0] use idle pattern=50BCh)

8.12. CSR11 (6000CCh, FPGA, reset various sources, write only)

Table 20

Table 19

8.13. CSR12 (6000BEh, FPGA, read only, external PRBS counter from GTP1...GTP8)

9. Power distribution and power regulators

The sources of power for the mezzanine components are listed in Table 21 below.

Table 21

Power consumption of the main MPC2004 with the Spartan-6 mezzanine FPGA installed and functional firmware is ~2A@5V and ~4.5A@3.3V.

10. Switches and Jumpers

6-position switch S1:

- S1-1 "on": connect SEL0 of both QPLLs to +2.5V; S1-1 "off": SEL0 has an internal pull-down;
- S1-2 "on": connect SEL1 of both QPLLs to +2.5V; S1-2 "off": SEL1 has an internal pull-down;
- S1-3 "on": connect SEL2 of both QPLLs to +2.5V; S1-3 "off": SEL2 has an internal pull-down;
- S1-4 "on": connect SEL3 of both QPLLs to GND; S1-4 "off": SEL3 has an internal pull-up;
- S1-5 "on": connect SEL4/Restart of both QPLLs to GND; S1-5 "off": SEL4/Restart has an internal pull-up;
- S1-6 "on": 160MHz clock for GTPs comes from the FPGA or CDC5801A clock multiplier; S1-6 "off": 160MHz clock for GTPs comes from the QPLL.

11. Test Points

Test points on the mezzanine card are described below in the Table 22.

Table 22

References

[1] http://bonner-ntserver.rice.edu/cms/projects.html#mpc

[2] http://bonner-ntserver.rice.edu/cms/MC_AST.pdf

[3] http://bonner-ntserver.rice.edu/cms/qpllManual13.pdf

[4] http://www.avagotech.com/pages/en/fiber_optics/parallel_optics/12 channel_parallel_optics/afbr-810bxxxz/

History

03/14/2012. Initial release.

04/09/2012. CSR6 and CSR2[1] added.

04/24/2012. PRBS error counters added. Minor changes in register addresses. CSR2[2] added.

05/15/2012. Addition to Appendix B (data format for ME2/3/4 chambers)

10/19/2012. Major changes for the revision 2 of Spartan-6 mezzanine (new connectors; new data format for optical links).

08/23/13. Major revision in VME commands. New (unified) data format for communication with the SP (Appendix B).

Pin assignment of XP4 mezzanine connector (right)

Appendix B Unified Data Format for 8 new MPC-to-SP links running at 160MHz (all CSC chambers)

TMB4_LCT0_WG[4] | TMB4_LCT1_WG[4] | TMB4_LCT0_BC0 | TMB1_LCT0_HS[4] | D(12) TMB4_LCT0_WG[5] TMB4_LCT1_WG[5] TMB4_LCT0_BX0 TMB1_LCT0_HS[5] D(13) THE FRAME AREA CONTROLLET AND AREA CONTROLLET AND THE EXECUTION OF THE CONTROLLET OF THE CONTRO "1" c (1) **o** (0) **o** (0) **o** (0) **o** (0) **o** (0) **o** (15)

Frame 0	Frame 1	$5 - 1$, $12 - 5 - 12 = 12$ Frame 2	Frame 3	GTP Data line
TMB5_LCT0_HS[0]	TMB5_LCT1_HS[0]	TMB5_LCT0_QUAL[0]	TMB5_LCT1_QUAL[0]	D(0)
TMB5_LCT0_HS[1]	TMB5_LCT1_HS[1]	TMB5_LCT0_QUAL[1]	TMB5_LCT1_QUAL[1]	D(1)
TMB5_LCT0_HS[2]	TMB5_LCT1_HS[2]	TMB5_LCT0_QUAL[2]	TMB5_LCT1_QUAL[2]	D(2)
TMB5_LCT0_HS[3]	TMB5_LCT1_HS[3]	TMB5_LCT0_QUAL[3]	TMB5_LCT1_QUAL[3]	D(3)
TMB5_LCT0_HS[4]	TMB5_LCT1_HS[4]	TMB5_LCT0_CPAT[0]	TMB5_LCT1_CPAT[0]	D(4)
TMB5_LCT0_HS[5]	TMB5_LCT1_HS[5]	TMB5_LCT0_CPAT[1]	TMB5_LCT1_CPAT[1]	D(5)
TMB5_LCT0_HS[6]	TMB5_LCT1_HS[6]	TMB5_LCT0_CPAT[2]	TMB5_LCT1_CPAT[2]	D(6)
TMB5_LCT0_HS[7]	TMB5_LCT1_HS[7]	TMB5_LCT0_CPAT[3]	TMB5_LCT1_CPAT[3]	D(7)
TMB5_LCT0_WG[0]	TMB5_LCT1_WG[0]	TMB5_LCT0_L/R	TMB1_LCT1_HS[0]	D(8)
TMB5_LCT0_WG[1]	TMB5_LCT1_WG[1]	TMB5_LCT1_L/R	TMB1_LCT1_HS[1]	D(9)
TMB5_LCT0_WG[2]	TMB5_LCT1_WG[2]	TMB5_LCT0_VPF	TMB1_LCT1_HS[2]	D(10)
TMB5_LCT0_WG[3]	TMB5_LCT1_WG[3]	TMB5 LCT1 VPF	TMB1_LCT1_HS[3]	D(11)
TMB5_LCT0_WG[4]	TMB5_LCT1_WG[4]	TMB5_LCT0_BC0	TMB1_LCT1_HS[4]	D(12)
TMB5_LCT0_WG[5]	TMB5_LCT1_WG[5]	TMB5_LCT0_BX0	TMB1_LCT1_HS[5]	D(13)
TMB5_LCT0_WG[6]	TMB5_LCT1_WG[6]	TMB5_LCT0_SYER	TMB1_LCT1_HS[6]	D(14)
(4)	(60)	(60)	(9)	D(15)

GTP4 (MGTTX1_123)

GTP5 (MGTTX0_267)

GTP6 (MGTTX1_267)

Frame 0	Frame 1	Frame 2	Frame 3	GTP Data line
TMB8 LCT0 HS[0]	TMB8 LCT1 HS[0]	TMB8 LCT0 OUAL[0]	TMB8 LCT1 OUAL[0]	D(0)
TMB8 LCT0 HS[1]	TMB8 LCT1 HS[1]	TMB8_LCT0_QUAL[1]	TMB8_LCT1_QUAL[1]	D(1)
TMB8 LCT0 HS[2]	TMB8 LCT1 HS[2]	TMB8_LCT0_QUAL[2]	TMB8_LCT1_QUAL[2]	D(2)
TMB8 LCT0 HS[3]	TMB8 LCT1 HS[3]	TMB8_LCT0_QUAL[3]	TMB8_LCT1_QUAL[3]	D(3)
TMB8 LCT0 HS[4]	TMB8 LCT1 HS[4]	TMB8 LCT0 CPAT[0]	TMB8 LCT1 CPAT[0]	D(4)
TMB8 LCT0 HS[5]	TMB8 LCT1 HS[5]	TMB8 LCT0 CPAT[1]	TMB8_LCT1_CPAT[1]	D(5)
TMB8 LCT0 HS[6]	TMB8 LCT1 HS[6]	TMB8 LCT0 CPAT[2]	TMB8 LCT1 CPAT[2]	D(6)
TMB8_LCT0_HS[7]	TMB8_LCT1_HS[7]	TMB8_LCT0_CPAT[3]	TMB8_LCT1_CPAT[3]	D(7)
TMB8 LCT0 WG[0]	TMB8 LCT1 WG[0]	TMB8_LCT0_L/R	TMB1 LCT0 CPAT[0]	D(8)
TMB8 LCT0 WG[1]	TMB8 LCT1 WG[1]	TMB8 LCT1 L/R	TMB1 LCT0 CPAT[1]	D(9)
TMB8 LCT0 WG[2]	TMB8 LCT1 WG[2]	TMB8_LCT0_VPF	TMB1_LCT0_CPAT[2]	D(10)
TMB8 LCT0 WG[3]	TMB8 LCT1 WG[3]	TMB8 LCT1 VPF	TMB1_LCT0_CPAT[3]	D(11)
TMB8 LCT0 WG[4]	TMB8_LCT1_WG[4]	TMB8 LCT0 BC0	TMB1 LCT0 BC0	D(12)
TMB8 LCT0 WG[5]	TMB8_LCT1_WG[5]	TMB8 LCT0 BX0	TMB1 LCT0 BX0	D(13)
TMB8 LCT0 WG[6]	TMB8 LCT1 WG[6]	TMB8 LCT0 SYER	TMB1 LCT0 SYER	D(14)
551	(60)	(60)	(60)	D(15)

GTP7 (MGTTX0_245)

GTP8 (MGTTX1_245)

