GE2/1 Optohybrid Board

Draft Specification 2.3

Rice University

10 January 2020

Introduction

The GE2/1 Optohybrid (OH) board provides readout and trigger interfaces for 12 VFAT3 ASICs residing on the GEB board. A comprehensive description of the GE2/1 GEM design and electronics can be found in the Technical Design Report [1]. A block diagram of the OH board and top and bottom views of the board are shown on Fig.1-3 respectively.




Fig.1: Block diagram of the OH board



Fig.2: Top side of the OH board




Fig.3: Bottom side of the OH board

1. FPGA

Xilinx Artix-7 XC7A75T-2FGG484C [2] (U1) has been selected due to:

- Sufficient number of IO pins (285 total) and logic resources
- Low power consumption
- Flexible IODELAY block
- Availability and low cost
- Sufficient radiation tolerance [3]-[5]

The main FPGA functions and interfaces are:

- Two Samtec QSE-080-01-L-D-A connectors are used for all links to 12 VFAT3 ASICs. Two mating Samtec QTE-080-03-L-D-A are used on GEB boards. The FPGA receives 9 differential signals from each VFAT3, including 8 data bits (VFATxDyN/P, where x=1..12 and y=1..8) and one Strobe signal VFATxSTRN/P). For optimal signal routing, some of these differential signals are inverted at the FPGA inputs, see Appendix A for details.
- Banks 13,14,15,16,34,35 are used for VFAT3 connections, all VCCIO powers are 2.5V
- Bank 0 is also powered by 2.5V. A dedicated configuration banks voltage select CFGBVS="1".
- Two global clocks (FPGACLK1P/N (W19/W20, bank 14) and FPGACLK2P/N (J19/H19, bank 15) are provided from the GBTX1 ASIC
- FPGA receives 3 status signals (GBTxRXDV, GBTxRXRDY, GBTxTXRDY, x=1,2) from each GBT ASIC, and transmits GBTxTXDV to each GBT ASIC. SN74AVC2T45 level translators are used for level conversion (2.5V to/from 1.5V).
- 2 ELINKs (ELINK1P/N and ELINK2P/N) from/to GBT1 and 2 ELINKs (ELINK3P/N and ELINK4P/N) from/to GBT2. One ELINKCLK1P/N from the GBT1.
- VTRX1 MABS and VTRX2 MABS status inputs from both optical transceivers
- Master/Slave interface (described below in Section 2) to a neighbor OH
- Xilinx XCF32PFSG48C (BGA48) EPROM; for programming see Appendix B.
- FPGA (1st device) + EPROM (2nd device) in the JTAG chain, JTAG connector P4 (Molex 87833-1420) is compatible with the Xilinx JTAG cable.
- Configuration pins M0..M2 with embedded pull-ups can be grounded with a switch SW1-1..3 to select the configuration mode (Slave SelectMAP default for configuration from the GBT1 ASIC; Master SelectMAP for configuration from EPROM). Settings of SW1 are shown in Fig.4.
- There are 4 MGT links in this FPGA. Two global clocks MGTREFCLK0P/N and MGTREFCLK1P/N are coming from the GBT1 ASIC (CLOCKDES0 and CLOCKDES1 with programmable frequency and phase). Two MGT outputs are connected to VTTX1 optical transmitter and the other two outputs are connected to VTTX2 optical transmitters. MGT receivers are not used and are all grounded.
- PUDC_B input is set to "0" with external resistor R69 to enable internal pull-ups on SelectIO pins
- EMCCLK external master configuration clock is not used
- Internal ADC is not used

- The battery backup supply is not used




Fig.4: SW1 and SW3 jumpers on the top side of the OH board

2. Master/Slave Interface

This is a simplex link between two OH boards (Transmitter/Slave and Receiver/Master) to reduce the number of trigger optical links from the GE21 chamber. The main features are:

- Direct FPGA-to-FPGA connection without intermediate buffers
- 12 differential data lines MSDxP/N where x=1..12, running at 320Mbps
- Two spare simplex lines
- FCI71922-126F 26-pin connector (P1) on the OH board
- 3M HF100/26TP LSZH type flat twisted pair cable with 13 pairs
- An identification input MASTER/SLAVE from the switch SW1-4 to the FPGA to select either Master ("1") or Slave ("0") mode (Fig.4).

3. FPGA Configuration from EPROM and GBT ASIC

The FPGA can be configured either from the XCF32P EPROM or from the GBT1 ASIC; in both cased via the 8-bit parallel interface.

The configuration from GBT1 is provided from the EPORT Data Outputs DOUT24...DOUT31 and the configuration clock comes from DCLK24 (EPORT Clock Output) to CCLK input of the FPGA. These 9 differential links are translated from SLVS to CMOS levels (using SN65LVDT2 translators) and provided to the SN74CBTLV3861 buffer (U15). This buffer can be enabled with the EN_GBT signal coming from the switch SW3. For initial debugging the EPROM would be chosen (EN_GBT="0"). For configuration from the GBT1 (Fig.5):

- Set EN_GBT="1" (SW3-1 off)
- Set CCLK from GBT1 (SW3-3 on)
- Set Slave SelectMAP mode (SW1-1/2/3, M[2:0]=110)
- Set SCA_ENGBTLOAD=1 (GPIO[29]) to disable PROM's data lines




Figure 5: Switches for configuration from the GBTx ASIC (left) and from the JTAG (right)

The state of the INIT signal can be monitored on GPIO[7] line. The SCA ASIC can also enable propagation of Hard Reset signal from GBT1 (GBTIO[30]="1") and generate this Hard Reset on GPIO[31] (active "1"). The state of FPGA_DONE line can be monitored on GPIO[6]. Hard Reset (/PROG=0) can also be produced from a push button SW2.

4. GBTx Links

There are two GBTx ASICs on the OH board (U2 and U3). The first one, GBT1, serves VFAT3 ASICs 1..6 and the second one, GBT2, serves ASICs 7..12. A link to each VFAT3 comprises three differential signal pairs:

- VFATxGBTOUTN/P, where x=1..12; these are the outputs from the GBTx to VFAT3
- VFATxGBTINN/P, where x=1..12; these are the inputs from VFAT3 to GBTx
- VFATxGBTCLKN/P, where x=1..12, these are clock outputs from GBTx to VFAT3

The first GBT1 also provides ELINKs to download the FPGA. It also supports the SCA interface and provides four global clocks to the FPGA (two dedicated MGT clocks and two general purpose global clocks). Each GBTx ASIC is connected to its own VTRX optical transceiver. VTRX receivers are non-inverted, but the transmitters are inverted.

CONFIGSEL input for both GBTx devices has an external pull-down and also can be connected to +1.5V (SW3-4, Fig.4). CONFIGSEL="0" to access the GBTx from its optical link and "1" to access it from the dongle.

The programming of each GBTx is possible from a dedicated connector (8-pin FCI75867-132F with CERN used pin assignment) from a I2C dongle.

Each GBTx also provides two general purpose ELINKs to the FPGA.

5. SCA ASIC

The SCA ASIC (U4) provides JTAG signals to the FPGA and EPROM. External 1.5V-to/from-2.5V level converters are used.

The SCA is controlled by the GBT1 ASIC.

The SCA provides 12 Reset signals to VFAT3 ASICs. These are dedicated outputs GPIO[8]..GPIO[19] with direct connections to VFAT3. VFAT3 has an embedded pull-down resistor on these inputs. Active "1" for reset.

The state of INIT can be read to GPIO[7].

GPIO[29]="1" disables the EPROM and allows to configure the FPGA from the GBT1 when EN GBT="1".

GPIO[30]="1" enables propagation of Hard_Reset from GPIO[31] to the FPGA when EN GBT="1".

GPIO[31]="1" generates Hard Reset when EN GBT="1" and GPIO[30]=1

ADC inputs are assigned as below:

- IN0: +1.0 FPGA core voltage
- IN1: +1.0AVCC voltage (MGTAVCC)
- IN2: +1.2AVTT voltage (MGTAVTT)
- IN3: +1.8V
- IN4: +1.5V
- IN5: +2.5V
- IN6: VTRX1 RSSI
- IN7: VTRX2 RSSI
- IN8: MONITOR1 current monitor from FEAST1 (1.8V for the OH board)
- IN9: MONITOR2 current monitor from FEAST2 (1.5V for the OH board)
- IN10: MONITOR3 current monitor from FEAST3 (2.5V for the OH board)
- IN11: MONITOR4 current monitor from FEAST4 (1.2V for VFAT1..VFAT6)
- IN12: MONITOR5 current monitor from FEAST5 (1.2V for VFAT7..VFAT12)

All SCA powers (AVDD, DVDD, VDD) are 1.5V.

6. Optical Links

There are two duplex optical links based on CERN designed radiation hard VTRX transceiver. They provide connection to the GBTx ASICs for readout of VFAT3 devices to the backend uTCA processor.

The other two optical links are based on a 2-channel CERN designed VTTX transmitter. Two channels are needed to provide trigger bits to the OTMB board for local triggering (3.2Gbps transmission with 8B/10B decoding) and the other two channels provide the same data to the Endcap Muon Track Finder at 3.2Gbps or higher rate. These four channels are required only for the Master OH

All VTRX and VTTX parts are powered from 2.5V. All I2C connections are controlled by the SCA ASIC and respective pull-ups are powered from 1.5V. All VTTX transmitters and receivers are not inverted.

7. Power Distribution

Internal metal planes in the QSE connectors are used to deliver +1.5V, +1.8V and +2.5V powers from GEB boards (Fig.3). These powers and GND can also be provided from a Samtec HLE-108-02-F-DV-A connector (this option should be convenient for testing and debugging). The GEB board may also provide powers through mating HW-08-16-F-D-290-SM connector. Pin assignment and initial estimate on power consumption are shown in Fig.6.




Fig.6: Pin assignment of the power connector P7 (as seen from the bottom of the PCB)

- +1.5V is needed for the SCA, GBT ASICs and level conversion parts.
- +2.5V is used by the FPGA, VTRX, VTTX, SN65LVDT2, and some other digital logic parts.

There are three MIC69502 voltage regulators on the OH board:

- +1.0V for the internal FPGA core,
- +1.0V for MGT receivers
- +1.2V for MGT transmitters.

The input for all three regulators is +1.8V. +1.8V is also used by EPROM. Estimates of power consumption are the following:

Master OH board: total <10W

- FPGA with functional design: <2W;
- 2 GBTx ASIC: $2 \times 1.5A \times 1.5V = 4.5W$ (max)
- $2 \text{ VTTX: } 2 \times 0.3 \text{A} \times 2.5 \text{V} = 1.5 \text{W (max)}$
- $2 \text{ VTRX: } 2 \times 0.2 \text{A} \times 2.5 \text{V} = 1.0 \text{W (max)}$
- Other parts: < 1W

Slave OH board: total <8.5W

- FPGA with functional design: <2W;
- 2 GBTx ASIC: $2 \times 1.5A \times 1.5V = 4.5W$ (max)
- $2 \text{ VTRX: } 2 \times 0.2 \text{A} \times 2.5 \text{V} = 1.0 \text{W (max)}$
- Other parts: < 1W

8. LEDs and Test Points

There are the following green LEDs mounted on top of the OH board:

- FPGA DONE output from the FPGA
- FPGA INIT
- EN GBT
- GBT1TXRDY
- GBT2TXRDY
- -+2.5V
- +1.8V
- +1.5V
- +1.0V
- Two spare outputs from the FPGA

There are the following test points:

- 4 test points from the FPGA
- LDRESET, TESTCLOCKOUT and TESTOUTPUT from each GBTx ASIC
- +1.0VAVCC, +1.2VAVTT, +1.0VCCINT, +1.5V, +1.8V, +2.5V, GND

References

- [1] CMS TECHNICAL DESIGN REPORT FOR THE MUON ENDCAP GEM UPGRADE CERN-LHCC-2015-012 CMS-TDR-013 30 September 2015. Available at https://cds.cern.ch/record/2021453/files/CMS-TDR-013.pdf
- [2] https://www.xilinx.com/products/silicon-devices/fpga/artix-7.html
- [3] https://www.xilinx.com/support/documentation/user_guides/ug116.pdf
- [4] https://indico.cern.ch/event/489996/contributions/2291857/attachments/1345403/2028662/TWE PP Artix7.pdf
- [5] http://cds.cern.ch/record/2119894/files/ATL-MUON-SLIDE-2016-010.pdf

Appendix A

Inverted differential inputs from VFAT3[1..12] to the FPGA

VFAT1D1 VFAT1D2 VFAT1D3 VFAT1D4 VFAT1D5 VFAT1D6 VFAT1D7 VFAT1D8 VFAT2D1 VFAT2STR VFAT8D3 VFAT8D4 VFAT8D6 VFAT8D7 VFAT8D8 VFAT9D6 VFAT10D2 VFAT10D3 VFAT10D4 VFAT10D5 VFAT10D7 VFAT10D8 VFAT11D1 VFAT11D2 VFAT11D3 VFAT11D4 VFAT11D5 VFAT11D6 VFAT11D7 VFAT12D1 VFAT12D3 VFAT12D4 VFAT12D5 VFAT12D7 VFAT12D8

VFAT12STR

Appendix B

Programing of the XCF32P EPROM on OH board

The older Xilinx ISE development system doesn't support the XC7A75T FPGA used on the OH board. The newer Xilinx Vivado development system recognizes, but does not support the XCF32P EPROM used on the OH board. So, in order to program the XCF32P, the following steps are needed:

- 1. Create a .bit file in the Vivado project.
- 2. Create a PROM Configuration file from Vivado, using the following settings
- Start "Generate Memory Configuration File" from Vivado Tools
- Select mcs format
- Select custom memory size 4MB
- Select desired file name
- Use SMAPx8 interface
- Load bitstream file generated for this project
- Do not check "disable bit swapping"
- 3. Run IMPACT in Xilinx ISE
- Detect a JTAG chain, select XCF32P
- Select an mcs file produced at step 2
- In "Programming options" select "Load FPGA" and "Parallel Mode"
- Program XC32P

Appendix C

How to fuse the GBTx

- 1) disconnect the dongle from the OH or from the computer
- 2) power-cycle the OH (this will make sure that the GBTX is reset; note that if you don't disconnect the dongle, the GBTX remembers the configuration, so it seems that it stays somewhat powered through the dongle)
- 3) reconnect the dongle to the OH
- 4) restart the programmer software
- 5) import the configuration file
- 6) click write GBTX
- 7) also click read GBTX
- 8) check that GBT is ready on the CTP7
- 9) in the programmer software go to the tab labeled "Fuse my GBTX!"
- 10) click "update view"
- 11) scroll through the table on the left to make sure that all rows are green -- that means that the readback values match the configuration file values (a few rows at the very bottom can be red, it's fine because those few registers are read-only and expected to not match, but all others should be green)
- 12) click "select not zero values" -- this will select all registers with non-zero values to be fused
- 13) check both checkboxes in the "Fuse GBTX" box
- 14) click the FUSE button (only takes a second or so to finish)

That's it, the chip is fused, now we need to check if everything went fine, that is that the chip remembers the configuration after a power cycle, and also that all bits match the configuration file. To do that, you need to do steps 1 to 11 again, but skip step 6 (do not write GBTX) and if you see that the table is all green in step 9, then everything is fine (remember that it's very important to disconnect the dongle and power-cycle the OH at the beginning, otherwise the GBTX won't reset its configuration).

If everything goes well, you can disconnect the dongle, and if you power-cycle the OH, the CTP7 should see that the GBT is ready right after you power it up. If that's the case, then you can disable the I2C interface (that will enable configuration over the fiber) with SW3-4 (set CONFIGSEL=0).