



- SW1-1 ON: DISABLE GBT PATH
- SW1-2 ON: SPARE INPUT TO FPGA
- SW1-3 ON: CLK FROM GBT
- SW1-4 ON: GBT CONFIGSELECT TO 1.5V

0 - ENABLE PROM
 ○ DIFFERENTIAL PAIR

Title			FPGA-PROM INTERFACE		
Size	Document Number		<Doc>		
B			Rev 1.0		
Date:	Friday, July 27, 2018	Sheet	8	of	11