



**INSTALL ONLY ONE R67 OR R69**

**BACKEND TRIGGER PATH**

**XILINX JTAG CONNECTOR**

**CSC TRIGGER PATH**

SW3-1 ON: DISABLE GBT PATH  
 SW3-2 ON: ENABLES JTAG CABLE IF TESTA=0  
 SW3-3 ON: CLK FROM GBT  
 SW3-4 ON: GBT CONFIGSELECT TO 1.5V (DONGLE)

DIFFERENTIAL PAIR

Title		
<b>FPGA-PROM INTERFACE, REVISION 10/10/2019</b>		
Size	Document Number	Rev
B	<Doc>	2.0
Date:	Friday, October 11, 2019	Sheet 9 of 12