











SN74LVC1G07

SCES296AD - FEBRUARY 2000 - REVISED MAY 2016

# SN74LVC1G07 Single Buffer/Driver With Open-Drain Output

#### **Features**

- Available in the Ultra Small 0.64-mm<sup>2</sup> Package (DPW) With 0.5-mm Pitch
- Supports 5-V V<sub>CC</sub> Operation
- Input and Open-Drain Output Accept Voltages up to 5.5 V
- Can Translate Up or Down
- Max t<sub>pd</sub> of 4.2 ns at 3.3 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### 2 Applications

- **AV Receiver**
- Blu-ray Player and Home Theater
- **DVD** Recorder and Player
- Desktop or Notebook PC
- Digital Radio or Internet Radio Player
- Digital Video Camera (DVC)
- Embedded PC
- **GPS: Personal Navigation Device**
- Mobile Internet Device
- Network Projector Front End
- Portable Media Player
- Pro Audio Mixer
- **Smoke Detector**
- Solid State Drive (SSD): Enterprise
- High-Definition (HDTV)
- Tablet: Enterprise
- Audio Dock: Portable
- **DLP Front Projection System**
- DVR and DVS
- Digital Picture Frame (DPF)
- Digital Still Camera

### 3 Description

This single buffer/driver is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The output of the SN74LVC1G07 device is open drain and can be connected to other open-drain outputs to implement active-low wired-OR or activehigh wired-AND functions. The maximum sink current is 32 mA.

The SN74LVC1G07 is available in a variety of packages, including the ultra-small DPW package with a body size of  $0.8 \text{ mm} \times 0.8 \text{ mm}$ .

#### Device Information<sup>(1)</sup>

| DEVICE NAME    | PACKAGE    | BODY SIZE       |
|----------------|------------|-----------------|
| SN74LVC1G07DBV | SOT-23 (5) | 2.9mm × 1.6mm   |
| SN74LVC1G07DCK | SC70 (5)   | 2.0mm × 1.25mm  |
| SN74LVC1G07DPW | X2SON (5)  | 0.8mm × 0.8mm   |
| SN74LVC1G07DRY | SON (6)    | 1.45mm × 1.0mm  |
| SN74LVC1G07DSF | SON (6)    | 1.0mm × 1.0mm   |
| SN74LVC1G07DRL | SOT (5)    | 1.6mm x 1.2mm   |
| SN74LVC1G07YZP | DSBGA (6)  | 1.38mm x 0.88mm |
| SN74LVC1G07YZV | DSBGA (4)  | 0.88mm x 0.88mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.





# **Table of Contents**

| 1   | Features 1   | 8  | Detailed Description                 | 9                |
|-----|--|----|--------------------------------------|------------------|
| 2   | Applications 1   |    | 8.1 Overview                         |                  |
| 3   | Description 1  |    | 8.2 Functional Block Diagram         |                  |
| 4   | Revision History2  |    | 8.3 Feature Description              |                  |
| 5   | Pin Configuration and Functions 4  | _  | 8.4 Device Functional Modes          |                  |
| 6   | Specifications4  | 9  | Application and Implementation       |                  |
|     | 6.1 Absolute Maximum Ratings 4   |    | 9.1 Application Information          |                  |
|     | 6.2 ESD Ratings 4  |    | 9.2 Typical Application              |                  |
|     | 6.3 Recommended Operating Conditions 5   | 10 | Power Supply Recommendations         |                  |
|     | 6.4 Thermal Information 5  | 11 | Layout                               |                  |
|     | 6.5 Electrical Characteristics   |    | 11.1 Layout Guidelines               |                  |
|     | 6.6 Switching Characteristics, -40°C to 85°C6  |    | 11.2 Layout Example                  |                  |
|     | 6.7 Switching Characteristics, –40°C to 125°C 6  | 12 | Device and Documentation Support     |                  |
|     | 6.8 Operating Characteristics  |    | 12.1 Trademarks                      |                  |
|     | 6.9 Typical Characteristics  |    | 12.2 Electrostatic Discharge Caution |                  |
| 7   | Parameter Measurement Information 8  |    | 12.3 Glossary                        | 12               |
|     | 7.1 (Open Drain) 8   | 13 |                                      | 4.0              |
|     |  |    | Information                          | 12               |
| С   | ges from Revision AC (April 2014) to Revision AD hanged 4 pin to 5 pin on DPW package in Device Inform |    |                                      |                  |
|     | dded DRL, YZP, and YZV package information and bod   |    |                                      |                  |
|     | · · · · ·  | -  |                                      |                  |
|     | oved "T <sub>stg</sub> Storage temperature range" from ESD Rating                                      |    |                                      |                  |
|     | dded " T j Junction temperature range" to Absolute Max   |    |                                      | 4                |
|     | plit "T <sub>A</sub> Operating free-air temperature" into package spoonditions table                   |    |                                      | <del>[</del>     |
| С   | hanged "H" to "Z" in Output Y column of Function Table   | )  |                                      | 9                |
| han | ges from Revision AB (March 2014) to Revision AC   |    |                                      | Page             |
|     | pdated Handling Ratings table  |    |                                      |                  |
|     | dded Thermal Information table   |    |                                      |                  |
| Α   | dded Typical Characteristics   |    |                                      | 7                |
| Α   | dded Detailed Description section  |    |                                      | 9                |
| Α   | dded Application and Implementation section  |    |                                      | 10               |
| Α   | dded Power Supply Recommendations section  |    |                                      | <mark>1</mark> 1 |
| Α   | dded Layout section.   |    |                                      | 11               |
| han | ges from Revision AA (July 2013) to Revision AB  |    |                                      | Page             |
| U   | pdated Features  |    |                                      |                  |




| Changes from Revision Z (November 2012) to Revision AA          | Page |
|---|------|
| Extended maximum temperature operating range from 85°C to 125°C | 5    |
| Changes from Revision Y (June 2011) to Revision Z               | Page |
| Removed Ordering Information table.                             | 4    |
| Changes from Revision W (June 2008) to Revision X               | Page |
| Added DSF Package to data sheet.                                | 4    |

Product Folder Links: SN74LVC1G07



### 5 Pin Configuration and Functions



#### **Pin Functions**

|                 |                  | PI       | N   |        |     |               |
|-----------------|------------------|----------|-----|--------|-----|---------------|
| NAME            | DBV,<br>DCK, DRL | DRY, DSF | DPW | YZP    | YZV | DESCRIPTION   |
| NC              | 1                | 1, 5     | 1   | A1, B2 | -   | Not connected |
| Α               | 2                | 2        | 2   | B1     | A1  | Input         |
| GND             | 3                | 3        | 3   | C1     | B1  | Ground        |
| Υ               | 4                | 4        | 4   | C2     | B2  | Output        |
| V <sub>cc</sub> | 5                | 6        | 5   | A2     | A2  | Power pin     |

# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                  |   |                                   |      | MIN  | MAX  | UNIT |
|------------------|---|-----------------------------------|------|------|------|------|
| $V_{CC}$         | Supply voltage range  |                                   |      | -0.5 | 6.5  | V    |
| $V_{I}$          | Input voltage range <sup>(2)</sup>                                  |                                   |      | -0.5 | 6.5  | V    |
| $V_{O}$          | Voltage range applied to any output in the high-impedance           | or power-off state <sup>(2)</sup> |      | -0.5 | 6.5  | V    |
| Vo               | Voltage range applied to any output in the high or low state (2)(3) |                                   | -0.5 | 6.5  | V    |      |
| I <sub>IK</sub>  | Input clamp current   | V <sub>I</sub> < 0                |      |      | -50  | mA   |
| I <sub>OK</sub>  | Output clamp current  | V <sub>O</sub> < 0                |      |      | -50  | mA   |
| Io               | Continuous output current   | ·                                 |      |      | ±50  | mA   |
|                  | Continuous current through V <sub>CC</sub> or GND                   |                                   |      |      | ±100 | mA   |
| T <sub>stg</sub> | Storage temperature range   |                                   |      | -65  | 150  | °C   |
| Tj               | Junction temperature range  |                                   |      |      | 150  | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

#### 6.2 ESD Ratings

| <u> </u> | OD Italingo             |   |     |      |      |
|----------|-------------------------|---|-----|------|------|
|          |                         |   | MIN | MAX  | UNIT |
|          | Clastroptotic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>   | 0   | 2000 | V    |
| V(ESD)   | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | 0   | 1000 | V    |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

Copyright © 2000–2016, Texas Instruments Incorporated



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

|          |  |  | MIN  | MAX                   | UNIT |  |  |  |  |
|----------|--|--|--|-----------------------|------|--|--|--|--|
| .,       | Ownelland  | Operating  | 1.65   | 5.5                   |      |  |  |  |  |
| $V_{CC}$ | Supply voltage   | Data retention only  | 1.5  |                       | V    |  |  |  |  |
|          |  | V <sub>CC</sub> = 1.65 V to 1.95 V   | 0.65 × V <sub>CC</sub>                           |                       |      |  |  |  |  |
| .,       | Supply voltage  High-level input voltage  Low-level input voltage  Input voltage  Output voltage  Low-level output current | V <sub>CC</sub> = 2.3 V to 2.7 V   | 1.7  |                       | V    |  |  |  |  |
| VIH      | High-level input voltage   | V <sub>CC</sub> = 3 V to 3.6 V   | 2  |                       | V    |  |  |  |  |
|          |  | V <sub>CC</sub> = 4.5 V to 5.5 V   | 0.7 × V <sub>CC</sub>                            |                       |      |  |  |  |  |
|          |  | V <sub>CC</sub> = 1.65 V to 1.95 V   | 1.65 5.5<br>1.5<br>0.65 × V <sub>CC</sub><br>1.7 |                       |      |  |  |  |  |
| .,       | Lave laved Samuel valle as   | V <sub>CC</sub> = 2.3 V to 2.7 V   |  | 0.7                   | V    |  |  |  |  |
| $V_{IL}$ | Low-level input voltage  | V <sub>CC</sub> = 3 V to 3.6 V   | $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ 0.6     |                       |      |  |  |  |  |
|          |  | V <sub>CC</sub> = 4.5 V to 5.5 V   |  | 0.3 × V <sub>CC</sub> |      |  |  |  |  |
| VI       | Input voltage  |  | 0  | 5.5                   | V    |  |  |  |  |
| Vo       | Output voltage   |  | 0  | 5.5                   | V    |  |  |  |  |
|          |  | V <sub>CC</sub> = 1.65 V   |  | 4                     |      |  |  |  |  |
|          | Low-level input voltage  Input voltage  Output voltage  Low-level output current  Δt/Δν Input transition rise or fall rate | V <sub>CC</sub> = 2.3 V  |  | 8                     |      |  |  |  |  |
| $I_{OL}$ | Low-level output current   | V 0 V  |  | 16                    | mA   |  |  |  |  |
|          |  | V <sub>CC</sub> = 3 V  |  | 24                    |      |  |  |  |  |
|          |  | V <sub>CC</sub> = 4.5 V  |  | 32                    |      |  |  |  |  |
|          |  | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ |  | 20                    |      |  |  |  |  |
| Δt/Δν    | / Input transition rise or fall rate   | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$                                   |  | 10                    | ns/V |  |  |  |  |
|          |  | V <sub>CC</sub> = 5 V ± 0.5 V  |  | 5                     |      |  |  |  |  |
| _        | 0  | DSBGA package  | -40  | 85                    | 20   |  |  |  |  |
| $T_A$    | Operating free-air temperature   | All other packages   | -40  | 125                   | °C   |  |  |  |  |

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 6.4 Thermal Information

|                       |  |        |        | SN74L  | VC1G07 |        |        |       |
|-----------------------|--|--------|--------|--------|--------|--------|--------|-------|
|                       | THERMAL METRIC (1)                           | DBV    | DCK    | DRL    | DRY    | YZP    | DPW    | UNIT  |
|                       |  | 5 PINS | 5 PINS | 5 PINS | 6 PINS | 5 PINS | 4 PINS |       |
| $R_{\theta JA}$       | Junction-to-ambient thermal resistance       | 229    | 278    | 243    | 439    | 130    | 340    |       |
| $R_{\theta JC(top)}$  | Junction-to-case (top) thermal resistance    | 164    | 93     | 78     | 277    | 54     | 215    |       |
| $R_{\theta JB}$       | Junction-to-board thermal resistance         | 62     | 65     | 78     | 271    | 51     | 294    | °C/W  |
| $\Psi_{JT}$           | Junction-to-top characterization parameter   | 44     | 2      | 10     | 84     | 1      | 41     | 10/00 |
| $\Psi_{JB}$           | Junction-to-board characterization parameter | 62     | 64     | 77     | 271    | 50     | 294    |       |
| R <sub>θJC(bot)</sub> | Junction-to-case (bottom) thermal resistance | -      | -      | -      | _      | -      | 250    |       |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

Product Folder Links: SN74LVC1G07



#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PAR              | AMETER   | TEST CONDITION                               | DNS                               | V <sub>CC</sub> | -40°C TO 8         | 5°C  | -40°C TO 125°C<br>RECOMMENDED |      | UNIT |  |
|------------------|----------|--|-----------------------------------|-----------------|--------------------|------|-------------------------------|------|------|--|
|                  |          |  |                                   |                 | TYP <sup>(1)</sup> | MAX  | TYP                           | MAX  |      |  |
|                  |          | I <sub>OL</sub> = 100 μA                     |                                   | 1.65 V to 5.5 V |                    | 0.1  |                               | 0.1  |      |  |
| ı                |          | I <sub>OL</sub> = 4 mA                       |                                   | 1.65 V          |                    | 0.45 |                               | 0.45 |      |  |
|                  |          | I <sub>OL</sub> = 8 mA                       |                                   | 2.3 V           |                    | 0.3  |                               | 0.3  | V    |  |
| V <sub>OL</sub>  |          | I <sub>OL</sub> = 16 mA                      |                                   | 3 V             |                    | 0.4  |                               | 0.4  |      |  |
|                  |          | I <sub>OL</sub> = 24 mA                      | 3 V                               |                 | 0.55               |      | 0.55                          |      |      |  |
|                  |          | I <sub>OL</sub> = 32 mA                      |                                   | 4.5 V           |                    | 0.55 |                               | 0.55 |      |  |
| I                | A input  | V <sub>I</sub> = 5.5 V or GND                |                                   | 0 to 5.5 V      |                    | ±5   |                               | ±5   | μA   |  |
| I <sub>off</sub> |          | $V_I$ or $V_O = 5.5 \text{ V}$               |                                   | 0               |                    | ±10  |                               | ±10  | μA   |  |
| I <sub>CC</sub>  |          | $V_I = 5.5 \text{ V or GND}, \qquad I_O = 0$ | )                                 | 1.65 V to 5.5 V |                    | 10   |                               | 10   | μA   |  |
| $\Delta I_{CC}$  |          | One input at V <sub>CC</sub> - 0.6 V, Other  | rinputs at V <sub>CC</sub> or GND | 3 V to 5.5 V    |                    | 500  |                               | 500  | μΑ   |  |
| Ci               |          | V <sub>I</sub> = V <sub>CC</sub> or GND      |                                   | 3.3 V           | 4                  |      | 4                             |      | pF   |  |
| Co               | <u> </u> | $V_O = V_{CC}$ or GND                        |                                   | 3.3 V           | 5                  |      | 5                             |      | pF   |  |

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

## 6.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

|                 |                 |                | −40°C TO 85°C                       |     |                                    |     |                                    |     |                                  |     |      |
|-----------------|-----------------|----------------|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|
| PARAMETER       | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 1.8 V<br>± 0.15 V |     | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | V <sub>CC</sub> = 5 V<br>± 0.5 V |     | UNIT |
|                 |                 |                | MIN                                 | MAX | MIN                                | MAX | MIN                                | MAX | MIN                              | MAX |      |
| t <sub>pd</sub> | A               | Y              | 2.4                                 | 8.3 | 1                                  | 5.5 | 1.5                                | 4.2 | 1                                | 3.5 | ns   |

# 6.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

|                 |   | FROM TO (OUTPUT) | -40°C TO 125°C<br>RECOMMENDED       |     |                                    |     |                                    |     |                                  |     |      |
|-----------------|---|------------------|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|
| PARAMETER       |   |                  | V <sub>CC</sub> = 1.8 V<br>± 0.15 V |     | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | V <sub>CC</sub> = 5 V<br>± 0.5 V |     | UNIT |
|                 |   |                  | MIN                                 | MAX | MIN                                | MAX | MIN                                | MAX | MIN                              | MAX |      |
| t <sub>pd</sub> | A | Υ                | 2.4                                 | 8.6 | 1                                  | 6   | 1.5                                | 4.7 | 1                                | 4   | ns   |

# 6.8 Operating Characteristics


 $T_A = 25^{\circ}C$ 

| PARAMETER                                     | TEST CONDITIONS | V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> = 2.5 V | $V_{CC} = 3.3 \text{ V}$ | V <sub>CC</sub> = 5 V | UNIT |  |
|---|-----------------|-------------------------|-------------------------|--------------------------|-----------------------|------|--|
| FARAMETER                                     | TEST CONDITIONS | TYP                     | TYP                     | TYP                      | TYP                   | UNII |  |
| C <sub>pd</sub> Power dissipation capacitance | f = 10 MHz      | 3                       | 3                       | 4                        | 6                     | pF   |  |

Product Folder Links: SN74LVC1G07



# 6.9 Typical Characteristics




Submit Documentation Feedback




#### 7 Parameter Measurement Information

#### 7.1 (Open Drain)



| TEST                                 | <b>S1</b>  |
|--------------------------------------|------------|
| t <sub>PZL</sub> (see Notes E and F) | $V_{LOAD}$ |
| t <sub>PLZ</sub> (see Notes E and G) | $V_{LOAD}$ |
| t <sub>PHZ</sub> /t <sub>PZH</sub>   | $V_{LOAD}$ |

| INPUT             |                 |                                |                    |                   |       |                |              |
|-------------------|-----------------|--------------------------------|--------------------|-------------------|-------|----------------|--------------|
| V <sub>CC</sub>   | VI              | t <sub>r</sub> /t <sub>f</sub> | V <sub>M</sub>     | V <sub>LOAD</sub> | CL    | R <sub>L</sub> | $V_{\Delta}$ |
| 1.8 V ± 0.15 V    | V <sub>CC</sub> | ≤ 2 ns                         | V <sub>CC</sub> /2 | 2×V <sub>CC</sub> | 30 pF | <b>1 k</b> Ω   | 0.15 V       |
| 2.5 V $\pm$ 0.2 V | V <sub>CC</sub> | ≤ 2 ns                         | V <sub>CC</sub> /2 | 2×V <sub>CC</sub> | 30 pF | <b>500</b> Ω   | 0.15 V       |
| 3.3 V $\pm$ 0.3 V | 3 V             | ≤ <b>2.5</b> ns                | 1.5 V              | 6 V               | 50 pF | <b>500</b> Ω   | 0.3 V        |
| 5 V $\pm$ 0.5 V   | V <sub>CC</sub> | ≤ <b>2.5</b> ns                | V <sub>CC</sub> /2 | 2×V <sub>CC</sub> | 50 pF | 500 Ω          | 0.3 V        |



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. Since this device has open-drain outputs, t<sub>PLZ</sub> and t<sub>PZL</sub> are the same as t<sub>pd</sub>.
- F.  $t_{PZL}$  is measured at  $V_{M}$ .
- G.  $t_{PLZ}$  is measured at  $V_{OL} + V_{\Delta}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



### 8 Detailed Description

#### 8.1 Overview

The SN74LVC1G07 device contains one open-drain buffer with a maximum sink current of 32 mA. This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The DPW package technology is a major breakthrough in IC packaging. The DPW 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

- Wide operating voltage range.
  - Operates from 1.65 V to 5.5 V.
- Allows down voltage translation.
- Inputs and outputs accept voltages to 5.5 V.
- I<sub>off</sub> feature allows voltages on the inputs and outputs, when V<sub>CC</sub> is 0 V.

#### 8.4 Device Functional Modes

#### **Function Table**

| INPUT<br>A | OUTPUT<br>Y |
|------------|-------------|
| L          | L           |
| Н          | Z           |

Product Folder Links: SN74LVC1G07




### 9 Application and Implementation

#### 9.1 Application Information

The SN74LVC1G07 is a high drive CMOS device that can be used to implement a high output drive buffer, such as an LED application. It can sink 32 mA of current at 4.5 V making it ideal for high drive and wired-OR/AND functions. It is good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate up/down to  $V_{\rm CC}$ .

#### 9.2 Typical Application



#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it may drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs. See (Δt/ΔV) in the Recommended Operating Conditions table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Inputs are over-voltage tolerant allowing them to go as high as (V<sub>I</sub> max) in the Recommended Operating
     Conditions table at any valid V<sub>CC</sub>.

#### 2. Recommend Output Conditions

- Load currents should not exceed (I<sub>O</sub> max) per output and should not exceed (Continuous current through V<sub>CC</sub> or GND) total current for the part. These limits are located in the *Absolute Maximum Ratings* table.
- Outputs should not be pulled above 5.5 V.


Submit Documentation Feedback

Copyright © 2000–2016, Texas Instruments Incorporated



#### **Typical Application (continued)**

#### 9.2.3 Application Curves



#### 10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the *Recommended Operating Conditions* table.


Each Vcc pin should have a good bypass capacitor to prevent power disturbance. A  $0.1-\mu F$  capacitor is recommended for devices with a single supply. If there are multiple Vcc pins then a  $0.01-\mu F$  or  $0.022-\mu F$  capacitor is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise.  $0.1-\mu F$  and  $1-\mu F$  capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.


#### 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they will be tied to Gnd or Vcc, whichever is more convenient.

#### 11.2 Layout Example





Copyright © 2000–2016, Texas Instruments Incorporated



### 12 Device and Documentation Support

#### 12.1 Trademarks

All trademarks are the property of their respective owners.

#### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVC1G07





4-May-2017

#### **PACKAGING INFORMATION**

| Orderable Device  | Status | Package Type |         | Pins |      | Eco Plan                   | Lead/Ball Finish  | MSL Peak Temp      | Op Temp (°C) | Device Marking  | Samples |
|-------------------|--------|--------------|---------|------|------|----------------------------|-------------------|--------------------|--------------|---|---------|
|                   | (1)    |              | Drawing |      | Qty  | (2)                        | (6)               | (3)                |              | (4/5)   |         |
| SN74LVC1G07DBVR   | ACTIVE | SOT-23       | DBV     | 5    | 3000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU   CU SN | Level-1-260C-UNLIM | -40 to 125   | (C075 ~ C07F ~<br>C07K ~ C07R ~<br>C07T)<br>(C07H ~ C07P ~<br>C07S) | Samples |
| SN74LVC1G07DBVRE4 | ACTIVE | SOT-23       | DBV     | 5    | 3000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | C07F  | Samples |
| SN74LVC1G07DBVRG4 | ACTIVE | SOT-23       | DBV     | 5    | 3000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | C07F  | Samples |
| SN74LVC1G07DBVT   | ACTIVE | SOT-23       | DBV     | 5    | 250  | Green (RoHS<br>& no Sb/Br) | CU NIPDAU   CU SN | Level-1-260C-UNLIM | -40 to 125   | (C075 ~ C07F ~<br>C07K ~ C07R)<br>(C07H ~ C07P ~<br>C07S)           | Samples |
| SN74LVC1G07DBVTE4 | ACTIVE | SOT-23       | DBV     | 5    | 250  | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | C07F  | Samples |
| SN74LVC1G07DBVTG4 | ACTIVE | SOT-23       | DBV     | 5    | 250  | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | C07F  | Samples |
| SN74LVC1G07DCKR   | ACTIVE | SC70         | DCK     | 5    | 3000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | (CV5 ~ CVF ~ CVK ~<br>CVR ~ CVT)<br>(CVH ~ CVP ~ CVS)               | Samples |
| SN74LVC1G07DCKRE4 | ACTIVE | SC70         | DCK     | 5    | 3000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | (CV5 ~ CVF ~ CVK ~<br>CVR ~ CVT)<br>(CVH ~ CVP ~ CVS)               | Samples |
| SN74LVC1G07DCKRG4 | ACTIVE | SC70         | DCK     | 5    | 3000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | (CV5 ~ CVF ~ CVK ~<br>CVR ~ CVT)<br>(CVH ~ CVP ~ CVS)               | Samples |
| SN74LVC1G07DCKT   | ACTIVE | SC70         | DCK     | 5    | 250  | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | (CV5 ~ CVF ~ CVK ~<br>CVR ~ CVT)<br>CVH                             | Samples |
| SN74LVC1G07DCKTE4 | ACTIVE | SC70         | DCK     | 5    | 250  | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | (CV5 ~ CVF ~ CVK ~<br>CVR ~ CVT)<br>CVH                             | Samples |
| SN74LVC1G07DCKTG4 | ACTIVE | SC70         | DCK     | 5    | 250  | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | (CV5 ~ CVF ~ CVK ~<br>CVR ~ CVT)<br>CVH                             | Samples |



## PACKAGE OPTION ADDENDUM

4-May-2017

| Orderable Device  | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish           | MSL Peak Temp      | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------------|--------------------|--------------|----------------------|---------|
| SN74LVC1G07DPWR   | ACTIVE | X2SON        | DPW                | 5    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | -40 to 125   | L4                   | Samples |
| SN74LVC1G07DRLR   | ACTIVE | SOT-5X3      | DRL                | 5    | 4000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | -40 to 125   | (CV7 ~ CVR)          | Samples |
| SN74LVC1G07DRLRG4 | ACTIVE | SOT-5X3      | DRL                | 5    | 4000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | -40 to 125   | (CV7 ~ CVR)          | Samples |
| SN74LVC1G07DRY2   | ACTIVE | SON          | DRY                | 6    | 5000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | -40 to 125   | CV                   | Samples |
| SN74LVC1G07DRYR   | ACTIVE | SON          | DRY                | 6    | 5000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | -40 to 125   | CV                   | Samples |
| SN74LVC1G07DRYRG4 | ACTIVE | SON          | DRY                | 6    | 5000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU                  | Level-1-260C-UNLIM | -40 to 125   | CV                   | Samples |
| SN74LVC1G07DSF2   | ACTIVE | SON          | DSF                | 6    | 5000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU  <br>CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125   | CV                   | Samples |
| SN74LVC1G07DSFR   | ACTIVE | SON          | DSF                | 6    | 5000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU  <br>CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125   | CV                   | Samples |
| SN74LVC1G07YZPR   | ACTIVE | DSBGA        | YZP                | 5    | 3000           | Green (RoHS<br>& no Sb/Br) | SNAGCU                     | Level-1-260C-UNLIM | -40 to 85    | (CV7 ~ CVN)          | Samples |
| SN74LVC1G07YZVR   | ACTIVE | DSBGA        | YZV                | 4    | 3000           | Green (RoHS<br>& no Sb/Br) | SNAGCU                     | Level-1-260C-UNLIM | -40 to 85    | CV<br>N              | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# **PACKAGE OPTION ADDENDUM**

4-May-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G07:

Automotive: SN74LVC1G07-Q1

Enhanced Product: SN74LVC1G07-EP

NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION


www.ti.com 28-Dec-2017

# TAPE AND REEL INFORMATION





|   | Α0 | Dimension designed to accommodate the component width     |
|---|----|---|
|   | B0 | Dimension designed to accommodate the component length    |
|   | K0 | Dimension designed to accommodate the component thickness |
|   | W  | Overall width of the carrier tape                         |
| г | D1 | Pitch between successive cavity centers                   |




#### \*All dimensions are nominal

| Device            | Package<br>Type | Package<br>Drawing | Pins | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC1G07DBVR   | SOT-23          | DBV                | 5    | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DBVR   | SOT-23          | DBV                | 5    | 3000 | 178.0                    | 9.2                      | 3.3        | 3.23       | 1.55       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DBVR   | SOT-23          | DBV                | 5    | 3000 | 180.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DBVRG4 | SOT-23          | DBV                | 5    | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DBVT   | SOT-23          | DBV                | 5    | 250  | 180.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DBVT   | SOT-23          | DBV                | 5    | 250  | 178.0                    | 9.2                      | 3.3        | 3.23       | 1.55       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DBVT   | SOT-23          | DBV                | 5    | 250  | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DBVTG4 | SOT-23          | DBV                | 5    | 250  | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DCKR   | SC70            | DCK                | 5    | 3000 | 178.0                    | 9.2                      | 2.4        | 2.4        | 1.22       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DCKT   | SC70            | DCK                | 5    | 250  | 180.0                    | 9.2                      | 2.3        | 2.55       | 1.2        | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DCKT   | SC70            | DCK                | 5    | 250  | 178.0                    | 9.0                      | 2.4        | 2.5        | 1.2        | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DCKT   | SC70            | DCK                | 5    | 250  | 178.0                    | 9.2                      | 2.4        | 2.4        | 1.22       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DPWR   | X2SON           | DPW                | 5    | 3000 | 178.0                    | 8.4                      | 0.91       | 0.91       | 0.5        | 2.0        | 8.0       | Q3               |
| SN74LVC1G07DRLR   | SOT-5X3         | DRL                | 5    | 4000 | 180.0                    | 8.4                      | 1.98       | 1.78       | 0.69       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DRLR   | SOT-5X3         | DRL                | 5    | 4000 | 180.0                    | 9.5                      | 1.78       | 1.78       | 0.69       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DRY2   | SON             | DRY                | 6    | 5000 | 180.0                    | 8.4                      | 1.65       | 1.2        | 0.7        | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DRY2   | SON             | DRY                | 6    | 5000 | 180.0                    | 9.5                      | 1.6        | 1.15       | 0.75       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DRYR   | SON             | DRY                | 6    | 5000 | 179.0                    | 8.4                      | 1.2        | 1.65       | 0.7        | 4.0        | 8.0       | Q1               |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Dec-2017

| Device          | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC1G07DSF2 | SON             | DSF                | 6 | 5000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.5        | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DSF2 | SON             | DSF                | 6 | 5000 | 180.0                    | 8.4                      | 1.16       | 1.16       | 0.63       | 4.0        | 8.0       | Q3               |
| SN74LVC1G07DSFR | SON             | DSF                | 6 | 5000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.5        | 4.0        | 8.0       | Q2               |
| SN74LVC1G07YZPR | DSBGA           | YZP                | 5 | 3000 | 178.0                    | 9.2                      | 1.02       | 1.52       | 0.63       | 4.0        | 8.0       | Q1               |
| SN74LVC1G07YZVR | DSBGA           | YZV                | 4 | 3000 | 178.0                    | 9.2                      | 1.0        | 1.0        | 0.63       | 4.0        | 8.0       | Q1               |



\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC1G07DBVR   | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74LVC1G07DBVR   | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74LVC1G07DBVR   | SOT-23       | DBV             | 5    | 3000 | 202.0       | 201.0      | 28.0        |
| SN74LVC1G07DBVRG4 | SOT-23       | DBV             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74LVC1G07DBVT   | SOT-23       | DBV             | 5    | 250  | 202.0       | 201.0      | 28.0        |
| SN74LVC1G07DBVT   | SOT-23       | DBV             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| SN74LVC1G07DBVT   | SOT-23       | DBV             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| SN74LVC1G07DBVTG4 | SOT-23       | DBV             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| SN74LVC1G07DCKR   | SC70         | DCK             | 5    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74LVC1G07DCKT   | SC70         | DCK             | 5    | 250  | 205.0       | 200.0      | 33.0        |
| SN74LVC1G07DCKT   | SC70         | DCK             | 5    | 250  | 180.0       | 180.0      | 18.0        |
| SN74LVC1G07DCKT   | SC70         | DCK             | 5    | 250  | 180.0       | 180.0      | 18.0        |



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Dec-2017

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC1G07DPWR | X2SON        | DPW             | 5    | 3000 | 205.0       | 200.0      | 33.0        |
| SN74LVC1G07DRLR | SOT-5X3      | DRL             | 5    | 4000 | 202.0       | 201.0      | 28.0        |
| SN74LVC1G07DRLR | SOT-5X3      | DRL             | 5    | 4000 | 184.0       | 184.0      | 19.0        |
| SN74LVC1G07DRY2 | SON          | DRY             | 6    | 5000 | 202.0       | 201.0      | 28.0        |
| SN74LVC1G07DRY2 | SON          | DRY             | 6    | 5000 | 184.0       | 184.0      | 19.0        |
| SN74LVC1G07DRYR | SON          | DRY             | 6    | 5000 | 203.0       | 203.0      | 35.0        |
| SN74LVC1G07DSF2 | SON          | DSF             | 6    | 5000 | 184.0       | 184.0      | 19.0        |
| SN74LVC1G07DSF2 | SON          | DSF             | 6    | 5000 | 202.0       | 201.0      | 28.0        |
| SN74LVC1G07DSFR | SON          | DSF             | 6    | 5000 | 184.0       | 184.0      | 19.0        |
| SN74LVC1G07YZPR | DSBGA        | YZP             | 5    | 3000 | 220.0       | 220.0      | 35.0        |
| SN74LVC1G07YZVR | DSBGA        | YZV             | 4    | 3000 | 220.0       | 220.0      | 35.0        |

# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.









#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.





NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-3/D








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.






NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# YZV (S-XBGA-N4)

# DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



# DRL (R-PDSO-N5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



# DRL (R-PDSO-N5)


# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration MO-287, variation X2AAF.







NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.