
P9
CONN14
S10
SW DIP-8
U59
74VLC157
U60
XC18V02VQ44C
U96
DS2401
U61
SN74LVC1G07DBV
U58
XC2V250-FG456
TP14
TP15
TP16
TP18
TP19
FPGA_TMS
FPGA_TCK
FPGA_TDI
FPGA_TDO
FPGA_DONE
M_CCB_HR
SER_ID
FPGA_INPUT4
TTC_LED
FPGA_LOCK
FPGA_SR
FPGA_DACK
VME_IACK
VME_AM5
VME_AM4
VME_AM3
VME_AM2
VME_AM1
VME_WR
VME_DS0
VME_DS1
VME_DEC
VME_AS
VME_A15
VME_A14
VME_A13
VME_A12
VME_A11
VME_A10
VME_A9
VME_A8
VME_A7
VME_A6
VME_A5
VME_A4
VME_A3
VME_A2
VME_A1
VME_A0
VME_D0
VME_D1
VME_D2
VME_D3
VME_D4
VME_D5
VME_D6
VME_D7
VME_D8
VME_D9
VME_D10
VME_D11
VME_D12
VME_D13
VME_D14
VME_D15
TTC_RES
V_CMD0
V_CMD1
V_CMD2
V_CMD3
V_CMD4
V_CMD5
V_CMDSTR
V_DSTR
V_DATA0
V_DATA1
V_DATA2
V_DATA3
V_DATA4
V_DATA5
V_DATA6
V_DATA7
V_EVCNTRES
V_BCNTRES
V_L1A
V_MPC_HR
V_DMB_HR
V_TMB_HR
V_CLCT_HR
V_CLCT_ET
V_ALCT_HR
V_ALCT_ET
V_BX0
V_LIRESET
V_CFEB0
V_CFEB1
V_CFEB2
V_TMB_SR
V_DMB_SR
V_MPC_SR
V_PULSE_S
V_PULSE_A
VV_PULSE_A
T_BRCST2
T_BRCST4
T_BRCST5
T_BRCST6
T_BRCST7
T_BRCSTSTR1
T_BRCSTSTR
T_DBERRSTR
T_SINERRSTR
T_DOUTSTR
T_DD0
T_DD1
T_DD2
T_DD3
T_DD4
T_DD5
T_DD6
T_DD7
T_EVCNTRES
T_BCNTRES
T_L1ACC
QP_ERR
QP_MODE
QP_EXCNT
QP_RESTART
QP_RESET
QP_FSEL0
QP_FSEL1
QP_FSEL2
QP_FSEL3
QP_LOCK
T_EVCNTLSTR
T_DD8
T_DD9
T_DD10
T_DD11
T_SUBADD0
T_SUBADD1
T_SUBADD2
T_SUBADD3
VME_RES
FPGA_INPUT3
T_SUBADD4
T_SUBADD5
T_SUBADD6
T_SUBADD7
T_DQ0
T_DQ1
T_DQ2
T_DQ3
T_BCNTSTR
FPGA_OUT1
FPGA_OUT2
FPGA_OUT3
FPGA_OUT4
FPGA_OUT5
CLOCK_80
TMB_RESERVED_IN1
DMB_RESERVED_IN2
TMB_RESERVED_IN2
FPGA_SIG14
FPGA_SIG8
FPGA_SIG1
FPGA_SIG5
DMB_L1A_RELEASE
TMB_RESERVED_IN3
FPGA_SIG15
FPGA_SIG9
FPGA_SIG2
ASYNCP_TTC
T_TMB_L1A_RELEASE
TMB_RESERVED_IN4
FPGA_INPUT2
FPGA_SIG10
T_TMB_L1A_REQUEST
DMB_RESERVED_IN0
DMB_RESERVED_IN1
FPGA_SIG11
FPGA_INPUT1
TMB_RESERVED_IN5
FPGA_SIG12
FPGA_SIG13
FPGA_SIG3
FPGA_SIG4
FPGA_SIG6
FPGA_SIG7
T_BCNT0
T_BCNT1
T_BCNT2
T_BCNT3
T_BCNT4
T_BCNT5
T_BCNT6
T_BCNT7
T_BCNT8
T_BCNT9
T_BCNT10
T_BCNT11
Title
<Title>
Size
Document Number
Custom<Doc>
Rev
<RevCode>
Date: Monday, January 17, 2005
Sheet 2 of 3